12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333103341033510336103371033810339103401034110342103431034410345103461034710348103491035010351103521035310354103551035610357103581035910360103611036210363103641036510366103671036810369103701037110372103731037410375103761037710378103791038010381103821038310384103851038610387103881038910390103911039210393103941039510396103971039810399104001040110402104031040410405104061040710408104091041010411104121041310414104151041610417104181041910420104211042210423104241042510426104271042810429104301043110432104331043410435104361043710438104391044010441104421044310444104451044610447104481044910450104511045210453104541045510456104571045810459104601046110462104631046410465104661046710468104691047010471104721047310474104751047610477104781047910480104811048210483104841048510486104871048810489104901049110492104931049410495104961049710498104991050010501105021050310504105051050610507105081050910510105111051210513105141051510516105171051810519105201052110522105231052410525105261052710528105291053010531105321053310534105351053610537105381053910540105411054210543105441054510546105471054810549105501055110552105531055410555105561055710558105591056010561105621056310564105651056610567105681056910570105711057210573105741057510576105771057810579105801058110582105831058410585105861058710588105891059010591105921059310594105951059610597105981059910600106011060210603106041060510606106071060810609106101061110612106131061410615106161061710618106191062010621106221062310624106251062610627106281062910630106311063210633106341063510636106371063810639106401064110642106431064410645106461064710648106491065010651106521065310654106551065610657106581065910660106611066210663106641066510666106671066810669106701067110672106731067410675106761067710678106791068010681106821068310684106851068610687106881068910690106911069210693106941069510696106971069810699107001070110702107031070410705107061070710708107091071010711107121071310714107151071610717107181071910720107211072210723107241072510726107271072810729107301073110732107331073410735107361073710738107391074010741107421074310744107451074610747107481074910750107511075210753107541075510756107571075810759107601076110762107631076410765107661076710768107691077010771107721077310774107751077610777107781077910780107811078210783107841078510786107871078810789107901079110792107931079410795107961079710798107991080010801108021080310804108051080610807108081080910810108111081210813108141081510816108171081810819108201082110822108231082410825108261082710828108291083010831108321083310834108351083610837108381083910840108411084210843108441084510846108471084810849108501085110852108531085410855108561085710858108591086010861108621086310864108651086610867108681086910870108711087210873108741087510876108771087810879108801088110882108831088410885108861088710888108891089010891108921089310894108951089610897108981089910900109011090210903109041090510906109071090810909109101091110912109131091410915109161091710918109191092010921109221092310924109251092610927109281092910930109311093210933109341093510936109371093810939109401094110942109431094410945109461094710948109491095010951109521095310954109551095610957109581095910960109611096210963109641096510966109671096810969109701097110972109731097410975109761097710978109791098010981109821098310984109851098610987109881098910990109911099210993109941099510996109971099810999110001100111002110031100411005110061100711008110091101011011110121101311014110151101611017110181101911020110211102211023110241102511026110271102811029110301103111032110331103411035110361103711038110391104011041110421104311044110451104611047110481104911050110511105211053110541105511056110571105811059110601106111062110631106411065110661106711068110691107011071110721107311074110751107611077110781107911080110811108211083110841108511086110871108811089110901109111092110931109411095110961109711098110991110011101111021110311104111051110611107111081110911110111111111211113111141111511116111171111811119111201112111122111231112411125111261112711128111291113011131111321113311134111351113611137111381113911140111411114211143111441114511146111471114811149111501115111152111531115411155111561115711158111591116011161111621116311164111651116611167111681116911170111711117211173111741117511176111771117811179111801118111182111831118411185111861118711188111891119011191111921119311194111951119611197111981119911200112011120211203112041120511206112071120811209112101121111212112131121411215112161121711218112191122011221112221122311224112251122611227112281122911230112311123211233112341123511236112371123811239112401124111242112431124411245112461124711248112491125011251112521125311254112551125611257112581125911260112611126211263112641126511266112671126811269112701127111272112731127411275112761127711278112791128011281112821128311284112851128611287112881128911290112911129211293112941129511296112971129811299113001130111302113031130411305113061130711308113091131011311113121131311314113151131611317113181131911320113211132211323113241132511326113271132811329113301133111332113331133411335113361133711338113391134011341113421134311344113451134611347113481134911350113511135211353 |
- #ifndef __NRF52810_BITS_H
- #define __NRF52810_BITS_H
- #define AAR_TASKS_START_TASKS_START_Pos (0UL)
- #define AAR_TASKS_START_TASKS_START_Msk (0x1UL << AAR_TASKS_START_TASKS_START_Pos)
- #define AAR_TASKS_START_TASKS_START_Trigger (1UL)
- #define AAR_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define AAR_TASKS_STOP_TASKS_STOP_Msk (0x1UL << AAR_TASKS_STOP_TASKS_STOP_Pos)
- #define AAR_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define AAR_EVENTS_END_EVENTS_END_Pos (0UL)
- #define AAR_EVENTS_END_EVENTS_END_Msk (0x1UL << AAR_EVENTS_END_EVENTS_END_Pos)
- #define AAR_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define AAR_EVENTS_END_EVENTS_END_Generated (1UL)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos (0UL)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Msk (0x1UL << AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_NotGenerated (0UL)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Generated (1UL)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos (0UL)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Msk (0x1UL << AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_NotGenerated (0UL)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Generated (1UL)
- #define AAR_INTENSET_NOTRESOLVED_Pos (2UL)
- #define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos)
- #define AAR_INTENSET_NOTRESOLVED_Disabled (0UL)
- #define AAR_INTENSET_NOTRESOLVED_Enabled (1UL)
- #define AAR_INTENSET_NOTRESOLVED_Set (1UL)
- #define AAR_INTENSET_RESOLVED_Pos (1UL)
- #define AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos)
- #define AAR_INTENSET_RESOLVED_Disabled (0UL)
- #define AAR_INTENSET_RESOLVED_Enabled (1UL)
- #define AAR_INTENSET_RESOLVED_Set (1UL)
- #define AAR_INTENSET_END_Pos (0UL)
- #define AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos)
- #define AAR_INTENSET_END_Disabled (0UL)
- #define AAR_INTENSET_END_Enabled (1UL)
- #define AAR_INTENSET_END_Set (1UL)
- #define AAR_INTENCLR_NOTRESOLVED_Pos (2UL)
- #define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos)
- #define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL)
- #define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL)
- #define AAR_INTENCLR_NOTRESOLVED_Clear (1UL)
- #define AAR_INTENCLR_RESOLVED_Pos (1UL)
- #define AAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos)
- #define AAR_INTENCLR_RESOLVED_Disabled (0UL)
- #define AAR_INTENCLR_RESOLVED_Enabled (1UL)
- #define AAR_INTENCLR_RESOLVED_Clear (1UL)
- #define AAR_INTENCLR_END_Pos (0UL)
- #define AAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos)
- #define AAR_INTENCLR_END_Disabled (0UL)
- #define AAR_INTENCLR_END_Enabled (1UL)
- #define AAR_INTENCLR_END_Clear (1UL)
- #define AAR_STATUS_STATUS_Pos (0UL)
- #define AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos)
- #define AAR_ENABLE_ENABLE_Pos (0UL)
- #define AAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos)
- #define AAR_ENABLE_ENABLE_Disabled (0UL)
- #define AAR_ENABLE_ENABLE_Enabled (3UL)
- #define AAR_NIRK_NIRK_Pos (0UL)
- #define AAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos)
- #define AAR_IRKPTR_IRKPTR_Pos (0UL)
- #define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos)
- #define AAR_ADDRPTR_ADDRPTR_Pos (0UL)
- #define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos)
- #define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
- #define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos)
- #define BPROT_CONFIG0_REGION31_Pos (31UL)
- #define BPROT_CONFIG0_REGION31_Msk (0x1UL << BPROT_CONFIG0_REGION31_Pos)
- #define BPROT_CONFIG0_REGION31_Disabled (0UL)
- #define BPROT_CONFIG0_REGION31_Enabled (1UL)
- #define BPROT_CONFIG0_REGION30_Pos (30UL)
- #define BPROT_CONFIG0_REGION30_Msk (0x1UL << BPROT_CONFIG0_REGION30_Pos)
- #define BPROT_CONFIG0_REGION30_Disabled (0UL)
- #define BPROT_CONFIG0_REGION30_Enabled (1UL)
- #define BPROT_CONFIG0_REGION29_Pos (29UL)
- #define BPROT_CONFIG0_REGION29_Msk (0x1UL << BPROT_CONFIG0_REGION29_Pos)
- #define BPROT_CONFIG0_REGION29_Disabled (0UL)
- #define BPROT_CONFIG0_REGION29_Enabled (1UL)
- #define BPROT_CONFIG0_REGION28_Pos (28UL)
- #define BPROT_CONFIG0_REGION28_Msk (0x1UL << BPROT_CONFIG0_REGION28_Pos)
- #define BPROT_CONFIG0_REGION28_Disabled (0UL)
- #define BPROT_CONFIG0_REGION28_Enabled (1UL)
- #define BPROT_CONFIG0_REGION27_Pos (27UL)
- #define BPROT_CONFIG0_REGION27_Msk (0x1UL << BPROT_CONFIG0_REGION27_Pos)
- #define BPROT_CONFIG0_REGION27_Disabled (0UL)
- #define BPROT_CONFIG0_REGION27_Enabled (1UL)
- #define BPROT_CONFIG0_REGION26_Pos (26UL)
- #define BPROT_CONFIG0_REGION26_Msk (0x1UL << BPROT_CONFIG0_REGION26_Pos)
- #define BPROT_CONFIG0_REGION26_Disabled (0UL)
- #define BPROT_CONFIG0_REGION26_Enabled (1UL)
- #define BPROT_CONFIG0_REGION25_Pos (25UL)
- #define BPROT_CONFIG0_REGION25_Msk (0x1UL << BPROT_CONFIG0_REGION25_Pos)
- #define BPROT_CONFIG0_REGION25_Disabled (0UL)
- #define BPROT_CONFIG0_REGION25_Enabled (1UL)
- #define BPROT_CONFIG0_REGION24_Pos (24UL)
- #define BPROT_CONFIG0_REGION24_Msk (0x1UL << BPROT_CONFIG0_REGION24_Pos)
- #define BPROT_CONFIG0_REGION24_Disabled (0UL)
- #define BPROT_CONFIG0_REGION24_Enabled (1UL)
- #define BPROT_CONFIG0_REGION23_Pos (23UL)
- #define BPROT_CONFIG0_REGION23_Msk (0x1UL << BPROT_CONFIG0_REGION23_Pos)
- #define BPROT_CONFIG0_REGION23_Disabled (0UL)
- #define BPROT_CONFIG0_REGION23_Enabled (1UL)
- #define BPROT_CONFIG0_REGION22_Pos (22UL)
- #define BPROT_CONFIG0_REGION22_Msk (0x1UL << BPROT_CONFIG0_REGION22_Pos)
- #define BPROT_CONFIG0_REGION22_Disabled (0UL)
- #define BPROT_CONFIG0_REGION22_Enabled (1UL)
- #define BPROT_CONFIG0_REGION21_Pos (21UL)
- #define BPROT_CONFIG0_REGION21_Msk (0x1UL << BPROT_CONFIG0_REGION21_Pos)
- #define BPROT_CONFIG0_REGION21_Disabled (0UL)
- #define BPROT_CONFIG0_REGION21_Enabled (1UL)
- #define BPROT_CONFIG0_REGION20_Pos (20UL)
- #define BPROT_CONFIG0_REGION20_Msk (0x1UL << BPROT_CONFIG0_REGION20_Pos)
- #define BPROT_CONFIG0_REGION20_Disabled (0UL)
- #define BPROT_CONFIG0_REGION20_Enabled (1UL)
- #define BPROT_CONFIG0_REGION19_Pos (19UL)
- #define BPROT_CONFIG0_REGION19_Msk (0x1UL << BPROT_CONFIG0_REGION19_Pos)
- #define BPROT_CONFIG0_REGION19_Disabled (0UL)
- #define BPROT_CONFIG0_REGION19_Enabled (1UL)
- #define BPROT_CONFIG0_REGION18_Pos (18UL)
- #define BPROT_CONFIG0_REGION18_Msk (0x1UL << BPROT_CONFIG0_REGION18_Pos)
- #define BPROT_CONFIG0_REGION18_Disabled (0UL)
- #define BPROT_CONFIG0_REGION18_Enabled (1UL)
- #define BPROT_CONFIG0_REGION17_Pos (17UL)
- #define BPROT_CONFIG0_REGION17_Msk (0x1UL << BPROT_CONFIG0_REGION17_Pos)
- #define BPROT_CONFIG0_REGION17_Disabled (0UL)
- #define BPROT_CONFIG0_REGION17_Enabled (1UL)
- #define BPROT_CONFIG0_REGION16_Pos (16UL)
- #define BPROT_CONFIG0_REGION16_Msk (0x1UL << BPROT_CONFIG0_REGION16_Pos)
- #define BPROT_CONFIG0_REGION16_Disabled (0UL)
- #define BPROT_CONFIG0_REGION16_Enabled (1UL)
- #define BPROT_CONFIG0_REGION15_Pos (15UL)
- #define BPROT_CONFIG0_REGION15_Msk (0x1UL << BPROT_CONFIG0_REGION15_Pos)
- #define BPROT_CONFIG0_REGION15_Disabled (0UL)
- #define BPROT_CONFIG0_REGION15_Enabled (1UL)
- #define BPROT_CONFIG0_REGION14_Pos (14UL)
- #define BPROT_CONFIG0_REGION14_Msk (0x1UL << BPROT_CONFIG0_REGION14_Pos)
- #define BPROT_CONFIG0_REGION14_Disabled (0UL)
- #define BPROT_CONFIG0_REGION14_Enabled (1UL)
- #define BPROT_CONFIG0_REGION13_Pos (13UL)
- #define BPROT_CONFIG0_REGION13_Msk (0x1UL << BPROT_CONFIG0_REGION13_Pos)
- #define BPROT_CONFIG0_REGION13_Disabled (0UL)
- #define BPROT_CONFIG0_REGION13_Enabled (1UL)
- #define BPROT_CONFIG0_REGION12_Pos (12UL)
- #define BPROT_CONFIG0_REGION12_Msk (0x1UL << BPROT_CONFIG0_REGION12_Pos)
- #define BPROT_CONFIG0_REGION12_Disabled (0UL)
- #define BPROT_CONFIG0_REGION12_Enabled (1UL)
- #define BPROT_CONFIG0_REGION11_Pos (11UL)
- #define BPROT_CONFIG0_REGION11_Msk (0x1UL << BPROT_CONFIG0_REGION11_Pos)
- #define BPROT_CONFIG0_REGION11_Disabled (0UL)
- #define BPROT_CONFIG0_REGION11_Enabled (1UL)
- #define BPROT_CONFIG0_REGION10_Pos (10UL)
- #define BPROT_CONFIG0_REGION10_Msk (0x1UL << BPROT_CONFIG0_REGION10_Pos)
- #define BPROT_CONFIG0_REGION10_Disabled (0UL)
- #define BPROT_CONFIG0_REGION10_Enabled (1UL)
- #define BPROT_CONFIG0_REGION9_Pos (9UL)
- #define BPROT_CONFIG0_REGION9_Msk (0x1UL << BPROT_CONFIG0_REGION9_Pos)
- #define BPROT_CONFIG0_REGION9_Disabled (0UL)
- #define BPROT_CONFIG0_REGION9_Enabled (1UL)
- #define BPROT_CONFIG0_REGION8_Pos (8UL)
- #define BPROT_CONFIG0_REGION8_Msk (0x1UL << BPROT_CONFIG0_REGION8_Pos)
- #define BPROT_CONFIG0_REGION8_Disabled (0UL)
- #define BPROT_CONFIG0_REGION8_Enabled (1UL)
- #define BPROT_CONFIG0_REGION7_Pos (7UL)
- #define BPROT_CONFIG0_REGION7_Msk (0x1UL << BPROT_CONFIG0_REGION7_Pos)
- #define BPROT_CONFIG0_REGION7_Disabled (0UL)
- #define BPROT_CONFIG0_REGION7_Enabled (1UL)
- #define BPROT_CONFIG0_REGION6_Pos (6UL)
- #define BPROT_CONFIG0_REGION6_Msk (0x1UL << BPROT_CONFIG0_REGION6_Pos)
- #define BPROT_CONFIG0_REGION6_Disabled (0UL)
- #define BPROT_CONFIG0_REGION6_Enabled (1UL)
- #define BPROT_CONFIG0_REGION5_Pos (5UL)
- #define BPROT_CONFIG0_REGION5_Msk (0x1UL << BPROT_CONFIG0_REGION5_Pos)
- #define BPROT_CONFIG0_REGION5_Disabled (0UL)
- #define BPROT_CONFIG0_REGION5_Enabled (1UL)
- #define BPROT_CONFIG0_REGION4_Pos (4UL)
- #define BPROT_CONFIG0_REGION4_Msk (0x1UL << BPROT_CONFIG0_REGION4_Pos)
- #define BPROT_CONFIG0_REGION4_Disabled (0UL)
- #define BPROT_CONFIG0_REGION4_Enabled (1UL)
- #define BPROT_CONFIG0_REGION3_Pos (3UL)
- #define BPROT_CONFIG0_REGION3_Msk (0x1UL << BPROT_CONFIG0_REGION3_Pos)
- #define BPROT_CONFIG0_REGION3_Disabled (0UL)
- #define BPROT_CONFIG0_REGION3_Enabled (1UL)
- #define BPROT_CONFIG0_REGION2_Pos (2UL)
- #define BPROT_CONFIG0_REGION2_Msk (0x1UL << BPROT_CONFIG0_REGION2_Pos)
- #define BPROT_CONFIG0_REGION2_Disabled (0UL)
- #define BPROT_CONFIG0_REGION2_Enabled (1UL)
- #define BPROT_CONFIG0_REGION1_Pos (1UL)
- #define BPROT_CONFIG0_REGION1_Msk (0x1UL << BPROT_CONFIG0_REGION1_Pos)
- #define BPROT_CONFIG0_REGION1_Disabled (0UL)
- #define BPROT_CONFIG0_REGION1_Enabled (1UL)
- #define BPROT_CONFIG0_REGION0_Pos (0UL)
- #define BPROT_CONFIG0_REGION0_Msk (0x1UL << BPROT_CONFIG0_REGION0_Pos)
- #define BPROT_CONFIG0_REGION0_Disabled (0UL)
- #define BPROT_CONFIG0_REGION0_Enabled (1UL)
- #define BPROT_CONFIG1_REGION47_Pos (15UL)
- #define BPROT_CONFIG1_REGION47_Msk (0x1UL << BPROT_CONFIG1_REGION47_Pos)
- #define BPROT_CONFIG1_REGION47_Disabled (0UL)
- #define BPROT_CONFIG1_REGION47_Enabled (1UL)
- #define BPROT_CONFIG1_REGION46_Pos (14UL)
- #define BPROT_CONFIG1_REGION46_Msk (0x1UL << BPROT_CONFIG1_REGION46_Pos)
- #define BPROT_CONFIG1_REGION46_Disabled (0UL)
- #define BPROT_CONFIG1_REGION46_Enabled (1UL)
- #define BPROT_CONFIG1_REGION45_Pos (13UL)
- #define BPROT_CONFIG1_REGION45_Msk (0x1UL << BPROT_CONFIG1_REGION45_Pos)
- #define BPROT_CONFIG1_REGION45_Disabled (0UL)
- #define BPROT_CONFIG1_REGION45_Enabled (1UL)
- #define BPROT_CONFIG1_REGION44_Pos (12UL)
- #define BPROT_CONFIG1_REGION44_Msk (0x1UL << BPROT_CONFIG1_REGION44_Pos)
- #define BPROT_CONFIG1_REGION44_Disabled (0UL)
- #define BPROT_CONFIG1_REGION44_Enabled (1UL)
- #define BPROT_CONFIG1_REGION43_Pos (11UL)
- #define BPROT_CONFIG1_REGION43_Msk (0x1UL << BPROT_CONFIG1_REGION43_Pos)
- #define BPROT_CONFIG1_REGION43_Disabled (0UL)
- #define BPROT_CONFIG1_REGION43_Enabled (1UL)
- #define BPROT_CONFIG1_REGION42_Pos (10UL)
- #define BPROT_CONFIG1_REGION42_Msk (0x1UL << BPROT_CONFIG1_REGION42_Pos)
- #define BPROT_CONFIG1_REGION42_Disabled (0UL)
- #define BPROT_CONFIG1_REGION42_Enabled (1UL)
- #define BPROT_CONFIG1_REGION41_Pos (9UL)
- #define BPROT_CONFIG1_REGION41_Msk (0x1UL << BPROT_CONFIG1_REGION41_Pos)
- #define BPROT_CONFIG1_REGION41_Disabled (0UL)
- #define BPROT_CONFIG1_REGION41_Enabled (1UL)
- #define BPROT_CONFIG1_REGION40_Pos (8UL)
- #define BPROT_CONFIG1_REGION40_Msk (0x1UL << BPROT_CONFIG1_REGION40_Pos)
- #define BPROT_CONFIG1_REGION40_Disabled (0UL)
- #define BPROT_CONFIG1_REGION40_Enabled (1UL)
- #define BPROT_CONFIG1_REGION39_Pos (7UL)
- #define BPROT_CONFIG1_REGION39_Msk (0x1UL << BPROT_CONFIG1_REGION39_Pos)
- #define BPROT_CONFIG1_REGION39_Disabled (0UL)
- #define BPROT_CONFIG1_REGION39_Enabled (1UL)
- #define BPROT_CONFIG1_REGION38_Pos (6UL)
- #define BPROT_CONFIG1_REGION38_Msk (0x1UL << BPROT_CONFIG1_REGION38_Pos)
- #define BPROT_CONFIG1_REGION38_Disabled (0UL)
- #define BPROT_CONFIG1_REGION38_Enabled (1UL)
- #define BPROT_CONFIG1_REGION37_Pos (5UL)
- #define BPROT_CONFIG1_REGION37_Msk (0x1UL << BPROT_CONFIG1_REGION37_Pos)
- #define BPROT_CONFIG1_REGION37_Disabled (0UL)
- #define BPROT_CONFIG1_REGION37_Enabled (1UL)
- #define BPROT_CONFIG1_REGION36_Pos (4UL)
- #define BPROT_CONFIG1_REGION36_Msk (0x1UL << BPROT_CONFIG1_REGION36_Pos)
- #define BPROT_CONFIG1_REGION36_Disabled (0UL)
- #define BPROT_CONFIG1_REGION36_Enabled (1UL)
- #define BPROT_CONFIG1_REGION35_Pos (3UL)
- #define BPROT_CONFIG1_REGION35_Msk (0x1UL << BPROT_CONFIG1_REGION35_Pos)
- #define BPROT_CONFIG1_REGION35_Disabled (0UL)
- #define BPROT_CONFIG1_REGION35_Enabled (1UL)
- #define BPROT_CONFIG1_REGION34_Pos (2UL)
- #define BPROT_CONFIG1_REGION34_Msk (0x1UL << BPROT_CONFIG1_REGION34_Pos)
- #define BPROT_CONFIG1_REGION34_Disabled (0UL)
- #define BPROT_CONFIG1_REGION34_Enabled (1UL)
- #define BPROT_CONFIG1_REGION33_Pos (1UL)
- #define BPROT_CONFIG1_REGION33_Msk (0x1UL << BPROT_CONFIG1_REGION33_Pos)
- #define BPROT_CONFIG1_REGION33_Disabled (0UL)
- #define BPROT_CONFIG1_REGION33_Enabled (1UL)
- #define BPROT_CONFIG1_REGION32_Pos (0UL)
- #define BPROT_CONFIG1_REGION32_Msk (0x1UL << BPROT_CONFIG1_REGION32_Pos)
- #define BPROT_CONFIG1_REGION32_Disabled (0UL)
- #define BPROT_CONFIG1_REGION32_Enabled (1UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL)
- #define CCM_TASKS_KSGEN_TASKS_KSGEN_Pos (0UL)
- #define CCM_TASKS_KSGEN_TASKS_KSGEN_Msk (0x1UL << CCM_TASKS_KSGEN_TASKS_KSGEN_Pos)
- #define CCM_TASKS_KSGEN_TASKS_KSGEN_Trigger (1UL)
- #define CCM_TASKS_CRYPT_TASKS_CRYPT_Pos (0UL)
- #define CCM_TASKS_CRYPT_TASKS_CRYPT_Msk (0x1UL << CCM_TASKS_CRYPT_TASKS_CRYPT_Pos)
- #define CCM_TASKS_CRYPT_TASKS_CRYPT_Trigger (1UL)
- #define CCM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define CCM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << CCM_TASKS_STOP_TASKS_STOP_Pos)
- #define CCM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos (0UL)
- #define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Msk (0x1UL << CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos)
- #define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Trigger (1UL)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos (0UL)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Msk (0x1UL << CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_NotGenerated (0UL)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Generated (1UL)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos (0UL)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Msk (0x1UL << CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_NotGenerated (0UL)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Generated (1UL)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << CCM_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL)
- #define CCM_INTENSET_ERROR_Pos (2UL)
- #define CCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos)
- #define CCM_INTENSET_ERROR_Disabled (0UL)
- #define CCM_INTENSET_ERROR_Enabled (1UL)
- #define CCM_INTENSET_ERROR_Set (1UL)
- #define CCM_INTENSET_ENDCRYPT_Pos (1UL)
- #define CCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos)
- #define CCM_INTENSET_ENDCRYPT_Disabled (0UL)
- #define CCM_INTENSET_ENDCRYPT_Enabled (1UL)
- #define CCM_INTENSET_ENDCRYPT_Set (1UL)
- #define CCM_INTENSET_ENDKSGEN_Pos (0UL)
- #define CCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos)
- #define CCM_INTENSET_ENDKSGEN_Disabled (0UL)
- #define CCM_INTENSET_ENDKSGEN_Enabled (1UL)
- #define CCM_INTENSET_ENDKSGEN_Set (1UL)
- #define CCM_INTENCLR_ERROR_Pos (2UL)
- #define CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos)
- #define CCM_INTENCLR_ERROR_Disabled (0UL)
- #define CCM_INTENCLR_ERROR_Enabled (1UL)
- #define CCM_INTENCLR_ERROR_Clear (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Pos (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos)
- #define CCM_INTENCLR_ENDCRYPT_Disabled (0UL)
- #define CCM_INTENCLR_ENDCRYPT_Enabled (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Clear (1UL)
- #define CCM_INTENCLR_ENDKSGEN_Pos (0UL)
- #define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos)
- #define CCM_INTENCLR_ENDKSGEN_Disabled (0UL)
- #define CCM_INTENCLR_ENDKSGEN_Enabled (1UL)
- #define CCM_INTENCLR_ENDKSGEN_Clear (1UL)
- #define CCM_MICSTATUS_MICSTATUS_Pos (0UL)
- #define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos)
- #define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL)
- #define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL)
- #define CCM_ENABLE_ENABLE_Pos (0UL)
- #define CCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos)
- #define CCM_ENABLE_ENABLE_Disabled (0UL)
- #define CCM_ENABLE_ENABLE_Enabled (2UL)
- #define CCM_MODE_LENGTH_Pos (24UL)
- #define CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos)
- #define CCM_MODE_LENGTH_Default (0UL)
- #define CCM_MODE_LENGTH_Extended (1UL)
- #define CCM_MODE_DATARATE_Pos (16UL)
- #define CCM_MODE_DATARATE_Msk (0x3UL << CCM_MODE_DATARATE_Pos)
- #define CCM_MODE_DATARATE_1Mbit (0UL)
- #define CCM_MODE_DATARATE_2Mbit (1UL)
- #define CCM_MODE_DATARATE_125Kbps (2UL)
- #define CCM_MODE_DATARATE_500Kbps (3UL)
- #define CCM_MODE_MODE_Pos (0UL)
- #define CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos)
- #define CCM_MODE_MODE_Encryption (0UL)
- #define CCM_MODE_MODE_Decryption (1UL)
- #define CCM_CNFPTR_CNFPTR_Pos (0UL)
- #define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos)
- #define CCM_INPTR_INPTR_Pos (0UL)
- #define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos)
- #define CCM_OUTPTR_OUTPTR_Pos (0UL)
- #define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos)
- #define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
- #define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos)
- #define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos (0UL)
- #define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk (0xFFUL << CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_Pos (0UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_Msk (0x3UL << CCM_RATEOVERRIDE_RATEOVERRIDE_Pos)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit (0UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit (1UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps (2UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps (3UL)
- #define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos (0UL)
- #define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Msk (0x1UL << CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos)
- #define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Trigger (1UL)
- #define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos (0UL)
- #define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Msk (0x1UL << CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos)
- #define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Trigger (1UL)
- #define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos (0UL)
- #define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Msk (0x1UL << CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos)
- #define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Trigger (1UL)
- #define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos (0UL)
- #define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Msk (0x1UL << CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos)
- #define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Trigger (1UL)
- #define CLOCK_TASKS_CAL_TASKS_CAL_Pos (0UL)
- #define CLOCK_TASKS_CAL_TASKS_CAL_Msk (0x1UL << CLOCK_TASKS_CAL_TASKS_CAL_Pos)
- #define CLOCK_TASKS_CAL_TASKS_CAL_Trigger (1UL)
- #define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos (0UL)
- #define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Msk (0x1UL << CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos)
- #define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Trigger (1UL)
- #define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos (0UL)
- #define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Msk (0x1UL << CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos)
- #define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Trigger (1UL)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Msk (0x1UL << CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_NotGenerated (0UL)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Generated (1UL)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos (0UL)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Msk (0x1UL << CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_NotGenerated (0UL)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Generated (1UL)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_Pos (0UL)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL << CLOCK_EVENTS_DONE_EVENTS_DONE_Pos)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_NotGenerated (0UL)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_Generated (1UL)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos (0UL)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Msk (0x1UL << CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_NotGenerated (0UL)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Generated (1UL)
- #define CLOCK_INTENSET_CTTO_Pos (4UL)
- #define CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos)
- #define CLOCK_INTENSET_CTTO_Disabled (0UL)
- #define CLOCK_INTENSET_CTTO_Enabled (1UL)
- #define CLOCK_INTENSET_CTTO_Set (1UL)
- #define CLOCK_INTENSET_DONE_Pos (3UL)
- #define CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos)
- #define CLOCK_INTENSET_DONE_Disabled (0UL)
- #define CLOCK_INTENSET_DONE_Enabled (1UL)
- #define CLOCK_INTENSET_DONE_Set (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos)
- #define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos)
- #define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL)
- #define CLOCK_INTENCLR_CTTO_Pos (4UL)
- #define CLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos)
- #define CLOCK_INTENCLR_CTTO_Disabled (0UL)
- #define CLOCK_INTENCLR_CTTO_Enabled (1UL)
- #define CLOCK_INTENCLR_CTTO_Clear (1UL)
- #define CLOCK_INTENCLR_DONE_Pos (3UL)
- #define CLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos)
- #define CLOCK_INTENCLR_DONE_Disabled (0UL)
- #define CLOCK_INTENCLR_DONE_Enabled (1UL)
- #define CLOCK_INTENCLR_DONE_Clear (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL)
- #define CLOCK_HFCLKRUN_STATUS_Pos (0UL)
- #define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos)
- #define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL)
- #define CLOCK_HFCLKRUN_STATUS_Triggered (1UL)
- #define CLOCK_HFCLKSTAT_STATE_Pos (16UL)
- #define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos)
- #define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL)
- #define CLOCK_HFCLKSTAT_STATE_Running (1UL)
- #define CLOCK_HFCLKSTAT_SRC_Pos (0UL)
- #define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos)
- #define CLOCK_HFCLKSTAT_SRC_RC (0UL)
- #define CLOCK_HFCLKSTAT_SRC_Xtal (1UL)
- #define CLOCK_LFCLKRUN_STATUS_Pos (0UL)
- #define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos)
- #define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL)
- #define CLOCK_LFCLKRUN_STATUS_Triggered (1UL)
- #define CLOCK_LFCLKSTAT_STATE_Pos (16UL)
- #define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos)
- #define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL)
- #define CLOCK_LFCLKSTAT_STATE_Running (1UL)
- #define CLOCK_LFCLKSTAT_SRC_Pos (0UL)
- #define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos)
- #define CLOCK_LFCLKSTAT_SRC_RC (0UL)
- #define CLOCK_LFCLKSTAT_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSTAT_SRC_Synth (2UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos)
- #define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos)
- #define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL)
- #define CLOCK_LFCLKSRC_BYPASS_Pos (16UL)
- #define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos)
- #define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL)
- #define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL)
- #define CLOCK_LFCLKSRC_SRC_Pos (0UL)
- #define CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos)
- #define CLOCK_LFCLKSRC_SRC_RC (0UL)
- #define CLOCK_LFCLKSRC_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSRC_SRC_Synth (2UL)
- #define CLOCK_CTIV_CTIV_Pos (0UL)
- #define CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos)
- #define COMP_TASKS_START_TASKS_START_Pos (0UL)
- #define COMP_TASKS_START_TASKS_START_Msk (0x1UL << COMP_TASKS_START_TASKS_START_Pos)
- #define COMP_TASKS_START_TASKS_START_Trigger (1UL)
- #define COMP_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define COMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL << COMP_TASKS_STOP_TASKS_STOP_Pos)
- #define COMP_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL)
- #define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL << COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos)
- #define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Trigger (1UL)
- #define COMP_EVENTS_READY_EVENTS_READY_Pos (0UL)
- #define COMP_EVENTS_READY_EVENTS_READY_Msk (0x1UL << COMP_EVENTS_READY_EVENTS_READY_Pos)
- #define COMP_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
- #define COMP_EVENTS_READY_EVENTS_READY_Generated (1UL)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_Pos (0UL)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_Msk (0x1UL << COMP_EVENTS_DOWN_EVENTS_DOWN_Pos)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_NotGenerated (0UL)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_Generated (1UL)
- #define COMP_EVENTS_UP_EVENTS_UP_Pos (0UL)
- #define COMP_EVENTS_UP_EVENTS_UP_Msk (0x1UL << COMP_EVENTS_UP_EVENTS_UP_Pos)
- #define COMP_EVENTS_UP_EVENTS_UP_NotGenerated (0UL)
- #define COMP_EVENTS_UP_EVENTS_UP_Generated (1UL)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_Pos (0UL)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_Msk (0x1UL << COMP_EVENTS_CROSS_EVENTS_CROSS_Pos)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_NotGenerated (0UL)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_Generated (1UL)
- #define COMP_SHORTS_CROSS_STOP_Pos (4UL)
- #define COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos)
- #define COMP_SHORTS_CROSS_STOP_Disabled (0UL)
- #define COMP_SHORTS_CROSS_STOP_Enabled (1UL)
- #define COMP_SHORTS_UP_STOP_Pos (3UL)
- #define COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos)
- #define COMP_SHORTS_UP_STOP_Disabled (0UL)
- #define COMP_SHORTS_UP_STOP_Enabled (1UL)
- #define COMP_SHORTS_DOWN_STOP_Pos (2UL)
- #define COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos)
- #define COMP_SHORTS_DOWN_STOP_Disabled (0UL)
- #define COMP_SHORTS_DOWN_STOP_Enabled (1UL)
- #define COMP_SHORTS_READY_STOP_Pos (1UL)
- #define COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos)
- #define COMP_SHORTS_READY_STOP_Disabled (0UL)
- #define COMP_SHORTS_READY_STOP_Enabled (1UL)
- #define COMP_SHORTS_READY_SAMPLE_Pos (0UL)
- #define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos)
- #define COMP_SHORTS_READY_SAMPLE_Disabled (0UL)
- #define COMP_SHORTS_READY_SAMPLE_Enabled (1UL)
- #define COMP_INTEN_CROSS_Pos (3UL)
- #define COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos)
- #define COMP_INTEN_CROSS_Disabled (0UL)
- #define COMP_INTEN_CROSS_Enabled (1UL)
- #define COMP_INTEN_UP_Pos (2UL)
- #define COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos)
- #define COMP_INTEN_UP_Disabled (0UL)
- #define COMP_INTEN_UP_Enabled (1UL)
- #define COMP_INTEN_DOWN_Pos (1UL)
- #define COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos)
- #define COMP_INTEN_DOWN_Disabled (0UL)
- #define COMP_INTEN_DOWN_Enabled (1UL)
- #define COMP_INTEN_READY_Pos (0UL)
- #define COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos)
- #define COMP_INTEN_READY_Disabled (0UL)
- #define COMP_INTEN_READY_Enabled (1UL)
- #define COMP_INTENSET_CROSS_Pos (3UL)
- #define COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos)
- #define COMP_INTENSET_CROSS_Disabled (0UL)
- #define COMP_INTENSET_CROSS_Enabled (1UL)
- #define COMP_INTENSET_CROSS_Set (1UL)
- #define COMP_INTENSET_UP_Pos (2UL)
- #define COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos)
- #define COMP_INTENSET_UP_Disabled (0UL)
- #define COMP_INTENSET_UP_Enabled (1UL)
- #define COMP_INTENSET_UP_Set (1UL)
- #define COMP_INTENSET_DOWN_Pos (1UL)
- #define COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos)
- #define COMP_INTENSET_DOWN_Disabled (0UL)
- #define COMP_INTENSET_DOWN_Enabled (1UL)
- #define COMP_INTENSET_DOWN_Set (1UL)
- #define COMP_INTENSET_READY_Pos (0UL)
- #define COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos)
- #define COMP_INTENSET_READY_Disabled (0UL)
- #define COMP_INTENSET_READY_Enabled (1UL)
- #define COMP_INTENSET_READY_Set (1UL)
- #define COMP_INTENCLR_CROSS_Pos (3UL)
- #define COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos)
- #define COMP_INTENCLR_CROSS_Disabled (0UL)
- #define COMP_INTENCLR_CROSS_Enabled (1UL)
- #define COMP_INTENCLR_CROSS_Clear (1UL)
- #define COMP_INTENCLR_UP_Pos (2UL)
- #define COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos)
- #define COMP_INTENCLR_UP_Disabled (0UL)
- #define COMP_INTENCLR_UP_Enabled (1UL)
- #define COMP_INTENCLR_UP_Clear (1UL)
- #define COMP_INTENCLR_DOWN_Pos (1UL)
- #define COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos)
- #define COMP_INTENCLR_DOWN_Disabled (0UL)
- #define COMP_INTENCLR_DOWN_Enabled (1UL)
- #define COMP_INTENCLR_DOWN_Clear (1UL)
- #define COMP_INTENCLR_READY_Pos (0UL)
- #define COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos)
- #define COMP_INTENCLR_READY_Disabled (0UL)
- #define COMP_INTENCLR_READY_Enabled (1UL)
- #define COMP_INTENCLR_READY_Clear (1UL)
- #define COMP_RESULT_RESULT_Pos (0UL)
- #define COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos)
- #define COMP_RESULT_RESULT_Below (0UL)
- #define COMP_RESULT_RESULT_Above (1UL)
- #define COMP_ENABLE_ENABLE_Pos (0UL)
- #define COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos)
- #define COMP_ENABLE_ENABLE_Disabled (0UL)
- #define COMP_ENABLE_ENABLE_Enabled (2UL)
- #define COMP_PSEL_PSEL_Pos (0UL)
- #define COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos)
- #define COMP_PSEL_PSEL_AnalogInput0 (0UL)
- #define COMP_PSEL_PSEL_AnalogInput1 (1UL)
- #define COMP_PSEL_PSEL_AnalogInput2 (2UL)
- #define COMP_PSEL_PSEL_AnalogInput3 (3UL)
- #define COMP_PSEL_PSEL_AnalogInput4 (4UL)
- #define COMP_PSEL_PSEL_AnalogInput5 (5UL)
- #define COMP_PSEL_PSEL_AnalogInput6 (6UL)
- #define COMP_PSEL_PSEL_VddDiv2 (7UL)
- #define COMP_REFSEL_REFSEL_Pos (0UL)
- #define COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos)
- #define COMP_REFSEL_REFSEL_Int1V2 (0UL)
- #define COMP_REFSEL_REFSEL_Int1V8 (1UL)
- #define COMP_REFSEL_REFSEL_Int2V4 (2UL)
- #define COMP_REFSEL_REFSEL_VDD (4UL)
- #define COMP_REFSEL_REFSEL_ARef (5UL)
- #define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
- #define COMP_EXTREFSEL_EXTREFSEL_Msk (0x7UL << COMP_EXTREFSEL_EXTREFSEL_Pos)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference2 (2UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference3 (3UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference4 (4UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference5 (5UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference6 (6UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference7 (7UL)
- #define COMP_TH_THUP_Pos (8UL)
- #define COMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos)
- #define COMP_TH_THDOWN_Pos (0UL)
- #define COMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos)
- #define COMP_MODE_MAIN_Pos (8UL)
- #define COMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos)
- #define COMP_MODE_MAIN_SE (0UL)
- #define COMP_MODE_MAIN_Diff (1UL)
- #define COMP_MODE_SP_Pos (0UL)
- #define COMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos)
- #define COMP_MODE_SP_Low (0UL)
- #define COMP_MODE_SP_Normal (1UL)
- #define COMP_MODE_SP_High (2UL)
- #define COMP_HYST_HYST_Pos (0UL)
- #define COMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos)
- #define COMP_HYST_HYST_NoHyst (0UL)
- #define COMP_HYST_HYST_Hyst50mV (1UL)
- #define ECB_TASKS_STARTECB_TASKS_STARTECB_Pos (0UL)
- #define ECB_TASKS_STARTECB_TASKS_STARTECB_Msk (0x1UL << ECB_TASKS_STARTECB_TASKS_STARTECB_Pos)
- #define ECB_TASKS_STARTECB_TASKS_STARTECB_Trigger (1UL)
- #define ECB_TASKS_STOPECB_TASKS_STOPECB_Pos (0UL)
- #define ECB_TASKS_STOPECB_TASKS_STOPECB_Msk (0x1UL << ECB_TASKS_STOPECB_TASKS_STOPECB_Pos)
- #define ECB_TASKS_STOPECB_TASKS_STOPECB_Trigger (1UL)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos (0UL)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Msk (0x1UL << ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_NotGenerated (0UL)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Generated (1UL)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos (0UL)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Msk (0x1UL << ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_NotGenerated (0UL)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Generated (1UL)
- #define ECB_INTENSET_ERRORECB_Pos (1UL)
- #define ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos)
- #define ECB_INTENSET_ERRORECB_Disabled (0UL)
- #define ECB_INTENSET_ERRORECB_Enabled (1UL)
- #define ECB_INTENSET_ERRORECB_Set (1UL)
- #define ECB_INTENSET_ENDECB_Pos (0UL)
- #define ECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos)
- #define ECB_INTENSET_ENDECB_Disabled (0UL)
- #define ECB_INTENSET_ENDECB_Enabled (1UL)
- #define ECB_INTENSET_ENDECB_Set (1UL)
- #define ECB_INTENCLR_ERRORECB_Pos (1UL)
- #define ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos)
- #define ECB_INTENCLR_ERRORECB_Disabled (0UL)
- #define ECB_INTENCLR_ERRORECB_Enabled (1UL)
- #define ECB_INTENCLR_ERRORECB_Clear (1UL)
- #define ECB_INTENCLR_ENDECB_Pos (0UL)
- #define ECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos)
- #define ECB_INTENCLR_ENDECB_Disabled (0UL)
- #define ECB_INTENCLR_ENDECB_Enabled (1UL)
- #define ECB_INTENCLR_ENDECB_Clear (1UL)
- #define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL)
- #define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos)
- #define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos (0UL)
- #define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Msk (0x1UL << EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos)
- #define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Trigger (1UL)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos (0UL)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Msk (0x1UL << EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_NotGenerated (0UL)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Generated (1UL)
- #define EGU_INTEN_TRIGGERED15_Pos (15UL)
- #define EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos)
- #define EGU_INTEN_TRIGGERED15_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED15_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED14_Pos (14UL)
- #define EGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos)
- #define EGU_INTEN_TRIGGERED14_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED14_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED13_Pos (13UL)
- #define EGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos)
- #define EGU_INTEN_TRIGGERED13_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED13_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED12_Pos (12UL)
- #define EGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos)
- #define EGU_INTEN_TRIGGERED12_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED12_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED11_Pos (11UL)
- #define EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos)
- #define EGU_INTEN_TRIGGERED11_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED11_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED10_Pos (10UL)
- #define EGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos)
- #define EGU_INTEN_TRIGGERED10_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED10_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED9_Pos (9UL)
- #define EGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos)
- #define EGU_INTEN_TRIGGERED9_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED9_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED8_Pos (8UL)
- #define EGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos)
- #define EGU_INTEN_TRIGGERED8_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED8_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED7_Pos (7UL)
- #define EGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos)
- #define EGU_INTEN_TRIGGERED7_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED7_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED6_Pos (6UL)
- #define EGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos)
- #define EGU_INTEN_TRIGGERED6_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED6_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED5_Pos (5UL)
- #define EGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos)
- #define EGU_INTEN_TRIGGERED5_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED5_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED4_Pos (4UL)
- #define EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos)
- #define EGU_INTEN_TRIGGERED4_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED4_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED3_Pos (3UL)
- #define EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos)
- #define EGU_INTEN_TRIGGERED3_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED3_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED2_Pos (2UL)
- #define EGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos)
- #define EGU_INTEN_TRIGGERED2_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED2_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED1_Pos (1UL)
- #define EGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos)
- #define EGU_INTEN_TRIGGERED1_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED1_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED0_Pos (0UL)
- #define EGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos)
- #define EGU_INTEN_TRIGGERED0_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED15_Pos (15UL)
- #define EGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos)
- #define EGU_INTENSET_TRIGGERED15_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED15_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED15_Set (1UL)
- #define EGU_INTENSET_TRIGGERED14_Pos (14UL)
- #define EGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos)
- #define EGU_INTENSET_TRIGGERED14_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED14_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED14_Set (1UL)
- #define EGU_INTENSET_TRIGGERED13_Pos (13UL)
- #define EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos)
- #define EGU_INTENSET_TRIGGERED13_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED13_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED13_Set (1UL)
- #define EGU_INTENSET_TRIGGERED12_Pos (12UL)
- #define EGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos)
- #define EGU_INTENSET_TRIGGERED12_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED12_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED12_Set (1UL)
- #define EGU_INTENSET_TRIGGERED11_Pos (11UL)
- #define EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos)
- #define EGU_INTENSET_TRIGGERED11_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED11_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED11_Set (1UL)
- #define EGU_INTENSET_TRIGGERED10_Pos (10UL)
- #define EGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos)
- #define EGU_INTENSET_TRIGGERED10_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED10_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED10_Set (1UL)
- #define EGU_INTENSET_TRIGGERED9_Pos (9UL)
- #define EGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos)
- #define EGU_INTENSET_TRIGGERED9_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED9_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED9_Set (1UL)
- #define EGU_INTENSET_TRIGGERED8_Pos (8UL)
- #define EGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos)
- #define EGU_INTENSET_TRIGGERED8_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED8_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED8_Set (1UL)
- #define EGU_INTENSET_TRIGGERED7_Pos (7UL)
- #define EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos)
- #define EGU_INTENSET_TRIGGERED7_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED7_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED7_Set (1UL)
- #define EGU_INTENSET_TRIGGERED6_Pos (6UL)
- #define EGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos)
- #define EGU_INTENSET_TRIGGERED6_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED6_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED6_Set (1UL)
- #define EGU_INTENSET_TRIGGERED5_Pos (5UL)
- #define EGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos)
- #define EGU_INTENSET_TRIGGERED5_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED5_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED5_Set (1UL)
- #define EGU_INTENSET_TRIGGERED4_Pos (4UL)
- #define EGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos)
- #define EGU_INTENSET_TRIGGERED4_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED4_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED4_Set (1UL)
- #define EGU_INTENSET_TRIGGERED3_Pos (3UL)
- #define EGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos)
- #define EGU_INTENSET_TRIGGERED3_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED3_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED3_Set (1UL)
- #define EGU_INTENSET_TRIGGERED2_Pos (2UL)
- #define EGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos)
- #define EGU_INTENSET_TRIGGERED2_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED2_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED2_Set (1UL)
- #define EGU_INTENSET_TRIGGERED1_Pos (1UL)
- #define EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos)
- #define EGU_INTENSET_TRIGGERED1_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED1_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED1_Set (1UL)
- #define EGU_INTENSET_TRIGGERED0_Pos (0UL)
- #define EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos)
- #define EGU_INTENSET_TRIGGERED0_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED0_Set (1UL)
- #define EGU_INTENCLR_TRIGGERED15_Pos (15UL)
- #define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos)
- #define EGU_INTENCLR_TRIGGERED15_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED15_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED15_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED14_Pos (14UL)
- #define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos)
- #define EGU_INTENCLR_TRIGGERED14_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED14_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED14_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED13_Pos (13UL)
- #define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos)
- #define EGU_INTENCLR_TRIGGERED13_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED13_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED13_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED12_Pos (12UL)
- #define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos)
- #define EGU_INTENCLR_TRIGGERED12_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED12_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED12_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED11_Pos (11UL)
- #define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos)
- #define EGU_INTENCLR_TRIGGERED11_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED11_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED11_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED10_Pos (10UL)
- #define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos)
- #define EGU_INTENCLR_TRIGGERED10_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED10_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED10_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED9_Pos (9UL)
- #define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos)
- #define EGU_INTENCLR_TRIGGERED9_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED9_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED9_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED8_Pos (8UL)
- #define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos)
- #define EGU_INTENCLR_TRIGGERED8_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED8_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED8_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED7_Pos (7UL)
- #define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos)
- #define EGU_INTENCLR_TRIGGERED7_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED7_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED7_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED6_Pos (6UL)
- #define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos)
- #define EGU_INTENCLR_TRIGGERED6_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED6_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED6_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED5_Pos (5UL)
- #define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos)
- #define EGU_INTENCLR_TRIGGERED5_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED5_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED5_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED4_Pos (4UL)
- #define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos)
- #define EGU_INTENCLR_TRIGGERED4_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED4_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED4_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED3_Pos (3UL)
- #define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos)
- #define EGU_INTENCLR_TRIGGERED3_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED3_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED3_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED2_Pos (2UL)
- #define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos)
- #define EGU_INTENCLR_TRIGGERED2_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED2_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED2_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Pos (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos)
- #define EGU_INTENCLR_TRIGGERED1_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED1_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED0_Pos (0UL)
- #define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos)
- #define EGU_INTENCLR_TRIGGERED0_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED0_Clear (1UL)
- #define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL)
- #define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos)
- #define FICR_CODESIZE_CODESIZE_Pos (0UL)
- #define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos)
- #define FICR_DEVICEID_DEVICEID_Pos (0UL)
- #define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos)
- #define FICR_ER_ER_Pos (0UL)
- #define FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos)
- #define FICR_IR_IR_Pos (0UL)
- #define FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL)
- #define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL)
- #define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos)
- #define FICR_INFO_PART_PART_Pos (0UL)
- #define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos)
- #define FICR_INFO_PART_PART_N52810 (0x52810UL)
- #define FICR_INFO_PART_PART_N52811 (0x52811UL)
- #define FICR_INFO_PART_PART_N52832 (0x52832UL)
- #define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_VARIANT_VARIANT_Pos (0UL)
- #define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos)
- #define FICR_INFO_VARIANT_VARIANT_AAA0 (0x41414130UL)
- #define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL)
- #define FICR_INFO_VARIANT_VARIANT_AAB0 (0x41414230UL)
- #define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL)
- #define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL)
- #define FICR_INFO_VARIANT_VARIANT_AAC0 (0x41414330UL)
- #define FICR_INFO_VARIANT_VARIANT_AACA (0x41414341UL)
- #define FICR_INFO_VARIANT_VARIANT_AACB (0x41414342UL)
- #define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL)
- #define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos)
- #define FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL)
- #define FICR_INFO_PACKAGE_PACKAGE_QC (0x2003UL)
- #define FICR_INFO_PACKAGE_PACKAGE_CA (0x2004UL)
- #define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_RAM_RAM_Pos (0UL)
- #define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos)
- #define FICR_INFO_RAM_RAM_K24 (0x18UL)
- #define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_FLASH_FLASH_Pos (0UL)
- #define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos)
- #define FICR_INFO_FLASH_FLASH_K192 (0xC0UL)
- #define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL)
- #define FICR_TEMP_A0_A_Pos (0UL)
- #define FICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos)
- #define FICR_TEMP_A1_A_Pos (0UL)
- #define FICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos)
- #define FICR_TEMP_A2_A_Pos (0UL)
- #define FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos)
- #define FICR_TEMP_A3_A_Pos (0UL)
- #define FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos)
- #define FICR_TEMP_A4_A_Pos (0UL)
- #define FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos)
- #define FICR_TEMP_A5_A_Pos (0UL)
- #define FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos)
- #define FICR_TEMP_B0_B_Pos (0UL)
- #define FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos)
- #define FICR_TEMP_B1_B_Pos (0UL)
- #define FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos)
- #define FICR_TEMP_B2_B_Pos (0UL)
- #define FICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos)
- #define FICR_TEMP_B3_B_Pos (0UL)
- #define FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos)
- #define FICR_TEMP_B4_B_Pos (0UL)
- #define FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos)
- #define FICR_TEMP_B5_B_Pos (0UL)
- #define FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos)
- #define FICR_TEMP_T0_T_Pos (0UL)
- #define FICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos)
- #define FICR_TEMP_T1_T_Pos (0UL)
- #define FICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos)
- #define FICR_TEMP_T2_T_Pos (0UL)
- #define FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos)
- #define FICR_TEMP_T3_T_Pos (0UL)
- #define FICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos)
- #define FICR_TEMP_T4_T_Pos (0UL)
- #define FICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos)
- #define GPIOTE_TASKS_OUT_TASKS_OUT_Pos (0UL)
- #define GPIOTE_TASKS_OUT_TASKS_OUT_Msk (0x1UL << GPIOTE_TASKS_OUT_TASKS_OUT_Pos)
- #define GPIOTE_TASKS_OUT_TASKS_OUT_Trigger (1UL)
- #define GPIOTE_TASKS_SET_TASKS_SET_Pos (0UL)
- #define GPIOTE_TASKS_SET_TASKS_SET_Msk (0x1UL << GPIOTE_TASKS_SET_TASKS_SET_Pos)
- #define GPIOTE_TASKS_SET_TASKS_SET_Trigger (1UL)
- #define GPIOTE_TASKS_CLR_TASKS_CLR_Pos (0UL)
- #define GPIOTE_TASKS_CLR_TASKS_CLR_Msk (0x1UL << GPIOTE_TASKS_CLR_TASKS_CLR_Pos)
- #define GPIOTE_TASKS_CLR_TASKS_CLR_Trigger (1UL)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_Pos (0UL)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_Msk (0x1UL << GPIOTE_EVENTS_IN_EVENTS_IN_Pos)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_NotGenerated (0UL)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_Generated (1UL)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos (0UL)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_Msk (0x1UL << GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_NotGenerated (0UL)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_Generated (1UL)
- #define GPIOTE_INTENSET_PORT_Pos (31UL)
- #define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos)
- #define GPIOTE_INTENSET_PORT_Disabled (0UL)
- #define GPIOTE_INTENSET_PORT_Enabled (1UL)
- #define GPIOTE_INTENSET_PORT_Set (1UL)
- #define GPIOTE_INTENSET_IN7_Pos (7UL)
- #define GPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos)
- #define GPIOTE_INTENSET_IN7_Disabled (0UL)
- #define GPIOTE_INTENSET_IN7_Enabled (1UL)
- #define GPIOTE_INTENSET_IN7_Set (1UL)
- #define GPIOTE_INTENSET_IN6_Pos (6UL)
- #define GPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos)
- #define GPIOTE_INTENSET_IN6_Disabled (0UL)
- #define GPIOTE_INTENSET_IN6_Enabled (1UL)
- #define GPIOTE_INTENSET_IN6_Set (1UL)
- #define GPIOTE_INTENSET_IN5_Pos (5UL)
- #define GPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos)
- #define GPIOTE_INTENSET_IN5_Disabled (0UL)
- #define GPIOTE_INTENSET_IN5_Enabled (1UL)
- #define GPIOTE_INTENSET_IN5_Set (1UL)
- #define GPIOTE_INTENSET_IN4_Pos (4UL)
- #define GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos)
- #define GPIOTE_INTENSET_IN4_Disabled (0UL)
- #define GPIOTE_INTENSET_IN4_Enabled (1UL)
- #define GPIOTE_INTENSET_IN4_Set (1UL)
- #define GPIOTE_INTENSET_IN3_Pos (3UL)
- #define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos)
- #define GPIOTE_INTENSET_IN3_Disabled (0UL)
- #define GPIOTE_INTENSET_IN3_Enabled (1UL)
- #define GPIOTE_INTENSET_IN3_Set (1UL)
- #define GPIOTE_INTENSET_IN2_Pos (2UL)
- #define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos)
- #define GPIOTE_INTENSET_IN2_Disabled (0UL)
- #define GPIOTE_INTENSET_IN2_Enabled (1UL)
- #define GPIOTE_INTENSET_IN2_Set (1UL)
- #define GPIOTE_INTENSET_IN1_Pos (1UL)
- #define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos)
- #define GPIOTE_INTENSET_IN1_Disabled (0UL)
- #define GPIOTE_INTENSET_IN1_Enabled (1UL)
- #define GPIOTE_INTENSET_IN1_Set (1UL)
- #define GPIOTE_INTENSET_IN0_Pos (0UL)
- #define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos)
- #define GPIOTE_INTENSET_IN0_Disabled (0UL)
- #define GPIOTE_INTENSET_IN0_Enabled (1UL)
- #define GPIOTE_INTENSET_IN0_Set (1UL)
- #define GPIOTE_INTENCLR_PORT_Pos (31UL)
- #define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos)
- #define GPIOTE_INTENCLR_PORT_Disabled (0UL)
- #define GPIOTE_INTENCLR_PORT_Enabled (1UL)
- #define GPIOTE_INTENCLR_PORT_Clear (1UL)
- #define GPIOTE_INTENCLR_IN7_Pos (7UL)
- #define GPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos)
- #define GPIOTE_INTENCLR_IN7_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN7_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN7_Clear (1UL)
- #define GPIOTE_INTENCLR_IN6_Pos (6UL)
- #define GPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos)
- #define GPIOTE_INTENCLR_IN6_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN6_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN6_Clear (1UL)
- #define GPIOTE_INTENCLR_IN5_Pos (5UL)
- #define GPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos)
- #define GPIOTE_INTENCLR_IN5_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN5_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN5_Clear (1UL)
- #define GPIOTE_INTENCLR_IN4_Pos (4UL)
- #define GPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos)
- #define GPIOTE_INTENCLR_IN4_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN4_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN4_Clear (1UL)
- #define GPIOTE_INTENCLR_IN3_Pos (3UL)
- #define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos)
- #define GPIOTE_INTENCLR_IN3_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN3_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN3_Clear (1UL)
- #define GPIOTE_INTENCLR_IN2_Pos (2UL)
- #define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos)
- #define GPIOTE_INTENCLR_IN2_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN2_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN2_Clear (1UL)
- #define GPIOTE_INTENCLR_IN1_Pos (1UL)
- #define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos)
- #define GPIOTE_INTENCLR_IN1_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN1_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN1_Clear (1UL)
- #define GPIOTE_INTENCLR_IN0_Pos (0UL)
- #define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos)
- #define GPIOTE_INTENCLR_IN0_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN0_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN0_Clear (1UL)
- #define GPIOTE_CONFIG_OUTINIT_Pos (20UL)
- #define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos)
- #define GPIOTE_CONFIG_OUTINIT_Low (0UL)
- #define GPIOTE_CONFIG_OUTINIT_High (1UL)
- #define GPIOTE_CONFIG_POLARITY_Pos (16UL)
- #define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos)
- #define GPIOTE_CONFIG_POLARITY_None (0UL)
- #define GPIOTE_CONFIG_POLARITY_LoToHi (1UL)
- #define GPIOTE_CONFIG_POLARITY_HiToLo (2UL)
- #define GPIOTE_CONFIG_POLARITY_Toggle (3UL)
- #define GPIOTE_CONFIG_PSEL_Pos (8UL)
- #define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos)
- #define GPIOTE_CONFIG_MODE_Pos (0UL)
- #define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos)
- #define GPIOTE_CONFIG_MODE_Disabled (0UL)
- #define GPIOTE_CONFIG_MODE_Event (1UL)
- #define GPIOTE_CONFIG_MODE_Task (3UL)
- #define NVMC_READY_READY_Pos (0UL)
- #define NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos)
- #define NVMC_READY_READY_Busy (0UL)
- #define NVMC_READY_READY_Ready (1UL)
- #define NVMC_CONFIG_WEN_Pos (0UL)
- #define NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos)
- #define NVMC_CONFIG_WEN_Ren (0UL)
- #define NVMC_CONFIG_WEN_Wen (1UL)
- #define NVMC_CONFIG_WEN_Een (2UL)
- #define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL)
- #define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos)
- #define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL)
- #define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos)
- #define NVMC_ERASEALL_ERASEALL_Pos (0UL)
- #define NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos)
- #define NVMC_ERASEALL_ERASEALL_NoOperation (0UL)
- #define NVMC_ERASEALL_ERASEALL_Erase (1UL)
- #define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL)
- #define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos)
- #define NVMC_ERASEUICR_ERASEUICR_Pos (0UL)
- #define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos)
- #define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL)
- #define NVMC_ERASEUICR_ERASEUICR_Erase (1UL)
- #define NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Pos (0UL)
- #define NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Pos)
- #define NVMC_ERASEPAGEPARTIALCFG_DURATION_Pos (0UL)
- #define NVMC_ERASEPAGEPARTIALCFG_DURATION_Msk (0x7FUL << NVMC_ERASEPAGEPARTIALCFG_DURATION_Pos)
- #define GPIO_OUT_PIN31_Pos (31UL)
- #define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos)
- #define GPIO_OUT_PIN31_Low (0UL)
- #define GPIO_OUT_PIN31_High (1UL)
- #define GPIO_OUT_PIN30_Pos (30UL)
- #define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos)
- #define GPIO_OUT_PIN30_Low (0UL)
- #define GPIO_OUT_PIN30_High (1UL)
- #define GPIO_OUT_PIN29_Pos (29UL)
- #define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos)
- #define GPIO_OUT_PIN29_Low (0UL)
- #define GPIO_OUT_PIN29_High (1UL)
- #define GPIO_OUT_PIN28_Pos (28UL)
- #define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos)
- #define GPIO_OUT_PIN28_Low (0UL)
- #define GPIO_OUT_PIN28_High (1UL)
- #define GPIO_OUT_PIN27_Pos (27UL)
- #define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos)
- #define GPIO_OUT_PIN27_Low (0UL)
- #define GPIO_OUT_PIN27_High (1UL)
- #define GPIO_OUT_PIN26_Pos (26UL)
- #define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos)
- #define GPIO_OUT_PIN26_Low (0UL)
- #define GPIO_OUT_PIN26_High (1UL)
- #define GPIO_OUT_PIN25_Pos (25UL)
- #define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos)
- #define GPIO_OUT_PIN25_Low (0UL)
- #define GPIO_OUT_PIN25_High (1UL)
- #define GPIO_OUT_PIN24_Pos (24UL)
- #define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos)
- #define GPIO_OUT_PIN24_Low (0UL)
- #define GPIO_OUT_PIN24_High (1UL)
- #define GPIO_OUT_PIN23_Pos (23UL)
- #define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos)
- #define GPIO_OUT_PIN23_Low (0UL)
- #define GPIO_OUT_PIN23_High (1UL)
- #define GPIO_OUT_PIN22_Pos (22UL)
- #define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos)
- #define GPIO_OUT_PIN22_Low (0UL)
- #define GPIO_OUT_PIN22_High (1UL)
- #define GPIO_OUT_PIN21_Pos (21UL)
- #define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos)
- #define GPIO_OUT_PIN21_Low (0UL)
- #define GPIO_OUT_PIN21_High (1UL)
- #define GPIO_OUT_PIN20_Pos (20UL)
- #define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos)
- #define GPIO_OUT_PIN20_Low (0UL)
- #define GPIO_OUT_PIN20_High (1UL)
- #define GPIO_OUT_PIN19_Pos (19UL)
- #define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos)
- #define GPIO_OUT_PIN19_Low (0UL)
- #define GPIO_OUT_PIN19_High (1UL)
- #define GPIO_OUT_PIN18_Pos (18UL)
- #define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos)
- #define GPIO_OUT_PIN18_Low (0UL)
- #define GPIO_OUT_PIN18_High (1UL)
- #define GPIO_OUT_PIN17_Pos (17UL)
- #define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos)
- #define GPIO_OUT_PIN17_Low (0UL)
- #define GPIO_OUT_PIN17_High (1UL)
- #define GPIO_OUT_PIN16_Pos (16UL)
- #define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos)
- #define GPIO_OUT_PIN16_Low (0UL)
- #define GPIO_OUT_PIN16_High (1UL)
- #define GPIO_OUT_PIN15_Pos (15UL)
- #define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos)
- #define GPIO_OUT_PIN15_Low (0UL)
- #define GPIO_OUT_PIN15_High (1UL)
- #define GPIO_OUT_PIN14_Pos (14UL)
- #define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos)
- #define GPIO_OUT_PIN14_Low (0UL)
- #define GPIO_OUT_PIN14_High (1UL)
- #define GPIO_OUT_PIN13_Pos (13UL)
- #define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos)
- #define GPIO_OUT_PIN13_Low (0UL)
- #define GPIO_OUT_PIN13_High (1UL)
- #define GPIO_OUT_PIN12_Pos (12UL)
- #define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos)
- #define GPIO_OUT_PIN12_Low (0UL)
- #define GPIO_OUT_PIN12_High (1UL)
- #define GPIO_OUT_PIN11_Pos (11UL)
- #define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos)
- #define GPIO_OUT_PIN11_Low (0UL)
- #define GPIO_OUT_PIN11_High (1UL)
- #define GPIO_OUT_PIN10_Pos (10UL)
- #define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos)
- #define GPIO_OUT_PIN10_Low (0UL)
- #define GPIO_OUT_PIN10_High (1UL)
- #define GPIO_OUT_PIN9_Pos (9UL)
- #define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos)
- #define GPIO_OUT_PIN9_Low (0UL)
- #define GPIO_OUT_PIN9_High (1UL)
- #define GPIO_OUT_PIN8_Pos (8UL)
- #define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos)
- #define GPIO_OUT_PIN8_Low (0UL)
- #define GPIO_OUT_PIN8_High (1UL)
- #define GPIO_OUT_PIN7_Pos (7UL)
- #define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos)
- #define GPIO_OUT_PIN7_Low (0UL)
- #define GPIO_OUT_PIN7_High (1UL)
- #define GPIO_OUT_PIN6_Pos (6UL)
- #define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos)
- #define GPIO_OUT_PIN6_Low (0UL)
- #define GPIO_OUT_PIN6_High (1UL)
- #define GPIO_OUT_PIN5_Pos (5UL)
- #define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos)
- #define GPIO_OUT_PIN5_Low (0UL)
- #define GPIO_OUT_PIN5_High (1UL)
- #define GPIO_OUT_PIN4_Pos (4UL)
- #define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos)
- #define GPIO_OUT_PIN4_Low (0UL)
- #define GPIO_OUT_PIN4_High (1UL)
- #define GPIO_OUT_PIN3_Pos (3UL)
- #define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos)
- #define GPIO_OUT_PIN3_Low (0UL)
- #define GPIO_OUT_PIN3_High (1UL)
- #define GPIO_OUT_PIN2_Pos (2UL)
- #define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos)
- #define GPIO_OUT_PIN2_Low (0UL)
- #define GPIO_OUT_PIN2_High (1UL)
- #define GPIO_OUT_PIN1_Pos (1UL)
- #define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos)
- #define GPIO_OUT_PIN1_Low (0UL)
- #define GPIO_OUT_PIN1_High (1UL)
- #define GPIO_OUT_PIN0_Pos (0UL)
- #define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos)
- #define GPIO_OUT_PIN0_Low (0UL)
- #define GPIO_OUT_PIN0_High (1UL)
- #define GPIO_OUTSET_PIN31_Pos (31UL)
- #define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos)
- #define GPIO_OUTSET_PIN31_Low (0UL)
- #define GPIO_OUTSET_PIN31_High (1UL)
- #define GPIO_OUTSET_PIN31_Set (1UL)
- #define GPIO_OUTSET_PIN30_Pos (30UL)
- #define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos)
- #define GPIO_OUTSET_PIN30_Low (0UL)
- #define GPIO_OUTSET_PIN30_High (1UL)
- #define GPIO_OUTSET_PIN30_Set (1UL)
- #define GPIO_OUTSET_PIN29_Pos (29UL)
- #define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos)
- #define GPIO_OUTSET_PIN29_Low (0UL)
- #define GPIO_OUTSET_PIN29_High (1UL)
- #define GPIO_OUTSET_PIN29_Set (1UL)
- #define GPIO_OUTSET_PIN28_Pos (28UL)
- #define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos)
- #define GPIO_OUTSET_PIN28_Low (0UL)
- #define GPIO_OUTSET_PIN28_High (1UL)
- #define GPIO_OUTSET_PIN28_Set (1UL)
- #define GPIO_OUTSET_PIN27_Pos (27UL)
- #define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos)
- #define GPIO_OUTSET_PIN27_Low (0UL)
- #define GPIO_OUTSET_PIN27_High (1UL)
- #define GPIO_OUTSET_PIN27_Set (1UL)
- #define GPIO_OUTSET_PIN26_Pos (26UL)
- #define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos)
- #define GPIO_OUTSET_PIN26_Low (0UL)
- #define GPIO_OUTSET_PIN26_High (1UL)
- #define GPIO_OUTSET_PIN26_Set (1UL)
- #define GPIO_OUTSET_PIN25_Pos (25UL)
- #define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos)
- #define GPIO_OUTSET_PIN25_Low (0UL)
- #define GPIO_OUTSET_PIN25_High (1UL)
- #define GPIO_OUTSET_PIN25_Set (1UL)
- #define GPIO_OUTSET_PIN24_Pos (24UL)
- #define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos)
- #define GPIO_OUTSET_PIN24_Low (0UL)
- #define GPIO_OUTSET_PIN24_High (1UL)
- #define GPIO_OUTSET_PIN24_Set (1UL)
- #define GPIO_OUTSET_PIN23_Pos (23UL)
- #define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos)
- #define GPIO_OUTSET_PIN23_Low (0UL)
- #define GPIO_OUTSET_PIN23_High (1UL)
- #define GPIO_OUTSET_PIN23_Set (1UL)
- #define GPIO_OUTSET_PIN22_Pos (22UL)
- #define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos)
- #define GPIO_OUTSET_PIN22_Low (0UL)
- #define GPIO_OUTSET_PIN22_High (1UL)
- #define GPIO_OUTSET_PIN22_Set (1UL)
- #define GPIO_OUTSET_PIN21_Pos (21UL)
- #define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos)
- #define GPIO_OUTSET_PIN21_Low (0UL)
- #define GPIO_OUTSET_PIN21_High (1UL)
- #define GPIO_OUTSET_PIN21_Set (1UL)
- #define GPIO_OUTSET_PIN20_Pos (20UL)
- #define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos)
- #define GPIO_OUTSET_PIN20_Low (0UL)
- #define GPIO_OUTSET_PIN20_High (1UL)
- #define GPIO_OUTSET_PIN20_Set (1UL)
- #define GPIO_OUTSET_PIN19_Pos (19UL)
- #define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos)
- #define GPIO_OUTSET_PIN19_Low (0UL)
- #define GPIO_OUTSET_PIN19_High (1UL)
- #define GPIO_OUTSET_PIN19_Set (1UL)
- #define GPIO_OUTSET_PIN18_Pos (18UL)
- #define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos)
- #define GPIO_OUTSET_PIN18_Low (0UL)
- #define GPIO_OUTSET_PIN18_High (1UL)
- #define GPIO_OUTSET_PIN18_Set (1UL)
- #define GPIO_OUTSET_PIN17_Pos (17UL)
- #define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos)
- #define GPIO_OUTSET_PIN17_Low (0UL)
- #define GPIO_OUTSET_PIN17_High (1UL)
- #define GPIO_OUTSET_PIN17_Set (1UL)
- #define GPIO_OUTSET_PIN16_Pos (16UL)
- #define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos)
- #define GPIO_OUTSET_PIN16_Low (0UL)
- #define GPIO_OUTSET_PIN16_High (1UL)
- #define GPIO_OUTSET_PIN16_Set (1UL)
- #define GPIO_OUTSET_PIN15_Pos (15UL)
- #define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos)
- #define GPIO_OUTSET_PIN15_Low (0UL)
- #define GPIO_OUTSET_PIN15_High (1UL)
- #define GPIO_OUTSET_PIN15_Set (1UL)
- #define GPIO_OUTSET_PIN14_Pos (14UL)
- #define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos)
- #define GPIO_OUTSET_PIN14_Low (0UL)
- #define GPIO_OUTSET_PIN14_High (1UL)
- #define GPIO_OUTSET_PIN14_Set (1UL)
- #define GPIO_OUTSET_PIN13_Pos (13UL)
- #define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos)
- #define GPIO_OUTSET_PIN13_Low (0UL)
- #define GPIO_OUTSET_PIN13_High (1UL)
- #define GPIO_OUTSET_PIN13_Set (1UL)
- #define GPIO_OUTSET_PIN12_Pos (12UL)
- #define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos)
- #define GPIO_OUTSET_PIN12_Low (0UL)
- #define GPIO_OUTSET_PIN12_High (1UL)
- #define GPIO_OUTSET_PIN12_Set (1UL)
- #define GPIO_OUTSET_PIN11_Pos (11UL)
- #define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos)
- #define GPIO_OUTSET_PIN11_Low (0UL)
- #define GPIO_OUTSET_PIN11_High (1UL)
- #define GPIO_OUTSET_PIN11_Set (1UL)
- #define GPIO_OUTSET_PIN10_Pos (10UL)
- #define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos)
- #define GPIO_OUTSET_PIN10_Low (0UL)
- #define GPIO_OUTSET_PIN10_High (1UL)
- #define GPIO_OUTSET_PIN10_Set (1UL)
- #define GPIO_OUTSET_PIN9_Pos (9UL)
- #define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos)
- #define GPIO_OUTSET_PIN9_Low (0UL)
- #define GPIO_OUTSET_PIN9_High (1UL)
- #define GPIO_OUTSET_PIN9_Set (1UL)
- #define GPIO_OUTSET_PIN8_Pos (8UL)
- #define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos)
- #define GPIO_OUTSET_PIN8_Low (0UL)
- #define GPIO_OUTSET_PIN8_High (1UL)
- #define GPIO_OUTSET_PIN8_Set (1UL)
- #define GPIO_OUTSET_PIN7_Pos (7UL)
- #define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos)
- #define GPIO_OUTSET_PIN7_Low (0UL)
- #define GPIO_OUTSET_PIN7_High (1UL)
- #define GPIO_OUTSET_PIN7_Set (1UL)
- #define GPIO_OUTSET_PIN6_Pos (6UL)
- #define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos)
- #define GPIO_OUTSET_PIN6_Low (0UL)
- #define GPIO_OUTSET_PIN6_High (1UL)
- #define GPIO_OUTSET_PIN6_Set (1UL)
- #define GPIO_OUTSET_PIN5_Pos (5UL)
- #define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos)
- #define GPIO_OUTSET_PIN5_Low (0UL)
- #define GPIO_OUTSET_PIN5_High (1UL)
- #define GPIO_OUTSET_PIN5_Set (1UL)
- #define GPIO_OUTSET_PIN4_Pos (4UL)
- #define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos)
- #define GPIO_OUTSET_PIN4_Low (0UL)
- #define GPIO_OUTSET_PIN4_High (1UL)
- #define GPIO_OUTSET_PIN4_Set (1UL)
- #define GPIO_OUTSET_PIN3_Pos (3UL)
- #define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos)
- #define GPIO_OUTSET_PIN3_Low (0UL)
- #define GPIO_OUTSET_PIN3_High (1UL)
- #define GPIO_OUTSET_PIN3_Set (1UL)
- #define GPIO_OUTSET_PIN2_Pos (2UL)
- #define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos)
- #define GPIO_OUTSET_PIN2_Low (0UL)
- #define GPIO_OUTSET_PIN2_High (1UL)
- #define GPIO_OUTSET_PIN2_Set (1UL)
- #define GPIO_OUTSET_PIN1_Pos (1UL)
- #define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos)
- #define GPIO_OUTSET_PIN1_Low (0UL)
- #define GPIO_OUTSET_PIN1_High (1UL)
- #define GPIO_OUTSET_PIN1_Set (1UL)
- #define GPIO_OUTSET_PIN0_Pos (0UL)
- #define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos)
- #define GPIO_OUTSET_PIN0_Low (0UL)
- #define GPIO_OUTSET_PIN0_High (1UL)
- #define GPIO_OUTSET_PIN0_Set (1UL)
- #define GPIO_OUTCLR_PIN31_Pos (31UL)
- #define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos)
- #define GPIO_OUTCLR_PIN31_Low (0UL)
- #define GPIO_OUTCLR_PIN31_High (1UL)
- #define GPIO_OUTCLR_PIN31_Clear (1UL)
- #define GPIO_OUTCLR_PIN30_Pos (30UL)
- #define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos)
- #define GPIO_OUTCLR_PIN30_Low (0UL)
- #define GPIO_OUTCLR_PIN30_High (1UL)
- #define GPIO_OUTCLR_PIN30_Clear (1UL)
- #define GPIO_OUTCLR_PIN29_Pos (29UL)
- #define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos)
- #define GPIO_OUTCLR_PIN29_Low (0UL)
- #define GPIO_OUTCLR_PIN29_High (1UL)
- #define GPIO_OUTCLR_PIN29_Clear (1UL)
- #define GPIO_OUTCLR_PIN28_Pos (28UL)
- #define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos)
- #define GPIO_OUTCLR_PIN28_Low (0UL)
- #define GPIO_OUTCLR_PIN28_High (1UL)
- #define GPIO_OUTCLR_PIN28_Clear (1UL)
- #define GPIO_OUTCLR_PIN27_Pos (27UL)
- #define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos)
- #define GPIO_OUTCLR_PIN27_Low (0UL)
- #define GPIO_OUTCLR_PIN27_High (1UL)
- #define GPIO_OUTCLR_PIN27_Clear (1UL)
- #define GPIO_OUTCLR_PIN26_Pos (26UL)
- #define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos)
- #define GPIO_OUTCLR_PIN26_Low (0UL)
- #define GPIO_OUTCLR_PIN26_High (1UL)
- #define GPIO_OUTCLR_PIN26_Clear (1UL)
- #define GPIO_OUTCLR_PIN25_Pos (25UL)
- #define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos)
- #define GPIO_OUTCLR_PIN25_Low (0UL)
- #define GPIO_OUTCLR_PIN25_High (1UL)
- #define GPIO_OUTCLR_PIN25_Clear (1UL)
- #define GPIO_OUTCLR_PIN24_Pos (24UL)
- #define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos)
- #define GPIO_OUTCLR_PIN24_Low (0UL)
- #define GPIO_OUTCLR_PIN24_High (1UL)
- #define GPIO_OUTCLR_PIN24_Clear (1UL)
- #define GPIO_OUTCLR_PIN23_Pos (23UL)
- #define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos)
- #define GPIO_OUTCLR_PIN23_Low (0UL)
- #define GPIO_OUTCLR_PIN23_High (1UL)
- #define GPIO_OUTCLR_PIN23_Clear (1UL)
- #define GPIO_OUTCLR_PIN22_Pos (22UL)
- #define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos)
- #define GPIO_OUTCLR_PIN22_Low (0UL)
- #define GPIO_OUTCLR_PIN22_High (1UL)
- #define GPIO_OUTCLR_PIN22_Clear (1UL)
- #define GPIO_OUTCLR_PIN21_Pos (21UL)
- #define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos)
- #define GPIO_OUTCLR_PIN21_Low (0UL)
- #define GPIO_OUTCLR_PIN21_High (1UL)
- #define GPIO_OUTCLR_PIN21_Clear (1UL)
- #define GPIO_OUTCLR_PIN20_Pos (20UL)
- #define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos)
- #define GPIO_OUTCLR_PIN20_Low (0UL)
- #define GPIO_OUTCLR_PIN20_High (1UL)
- #define GPIO_OUTCLR_PIN20_Clear (1UL)
- #define GPIO_OUTCLR_PIN19_Pos (19UL)
- #define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos)
- #define GPIO_OUTCLR_PIN19_Low (0UL)
- #define GPIO_OUTCLR_PIN19_High (1UL)
- #define GPIO_OUTCLR_PIN19_Clear (1UL)
- #define GPIO_OUTCLR_PIN18_Pos (18UL)
- #define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos)
- #define GPIO_OUTCLR_PIN18_Low (0UL)
- #define GPIO_OUTCLR_PIN18_High (1UL)
- #define GPIO_OUTCLR_PIN18_Clear (1UL)
- #define GPIO_OUTCLR_PIN17_Pos (17UL)
- #define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos)
- #define GPIO_OUTCLR_PIN17_Low (0UL)
- #define GPIO_OUTCLR_PIN17_High (1UL)
- #define GPIO_OUTCLR_PIN17_Clear (1UL)
- #define GPIO_OUTCLR_PIN16_Pos (16UL)
- #define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos)
- #define GPIO_OUTCLR_PIN16_Low (0UL)
- #define GPIO_OUTCLR_PIN16_High (1UL)
- #define GPIO_OUTCLR_PIN16_Clear (1UL)
- #define GPIO_OUTCLR_PIN15_Pos (15UL)
- #define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos)
- #define GPIO_OUTCLR_PIN15_Low (0UL)
- #define GPIO_OUTCLR_PIN15_High (1UL)
- #define GPIO_OUTCLR_PIN15_Clear (1UL)
- #define GPIO_OUTCLR_PIN14_Pos (14UL)
- #define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos)
- #define GPIO_OUTCLR_PIN14_Low (0UL)
- #define GPIO_OUTCLR_PIN14_High (1UL)
- #define GPIO_OUTCLR_PIN14_Clear (1UL)
- #define GPIO_OUTCLR_PIN13_Pos (13UL)
- #define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos)
- #define GPIO_OUTCLR_PIN13_Low (0UL)
- #define GPIO_OUTCLR_PIN13_High (1UL)
- #define GPIO_OUTCLR_PIN13_Clear (1UL)
- #define GPIO_OUTCLR_PIN12_Pos (12UL)
- #define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos)
- #define GPIO_OUTCLR_PIN12_Low (0UL)
- #define GPIO_OUTCLR_PIN12_High (1UL)
- #define GPIO_OUTCLR_PIN12_Clear (1UL)
- #define GPIO_OUTCLR_PIN11_Pos (11UL)
- #define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos)
- #define GPIO_OUTCLR_PIN11_Low (0UL)
- #define GPIO_OUTCLR_PIN11_High (1UL)
- #define GPIO_OUTCLR_PIN11_Clear (1UL)
- #define GPIO_OUTCLR_PIN10_Pos (10UL)
- #define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos)
- #define GPIO_OUTCLR_PIN10_Low (0UL)
- #define GPIO_OUTCLR_PIN10_High (1UL)
- #define GPIO_OUTCLR_PIN10_Clear (1UL)
- #define GPIO_OUTCLR_PIN9_Pos (9UL)
- #define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos)
- #define GPIO_OUTCLR_PIN9_Low (0UL)
- #define GPIO_OUTCLR_PIN9_High (1UL)
- #define GPIO_OUTCLR_PIN9_Clear (1UL)
- #define GPIO_OUTCLR_PIN8_Pos (8UL)
- #define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos)
- #define GPIO_OUTCLR_PIN8_Low (0UL)
- #define GPIO_OUTCLR_PIN8_High (1UL)
- #define GPIO_OUTCLR_PIN8_Clear (1UL)
- #define GPIO_OUTCLR_PIN7_Pos (7UL)
- #define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos)
- #define GPIO_OUTCLR_PIN7_Low (0UL)
- #define GPIO_OUTCLR_PIN7_High (1UL)
- #define GPIO_OUTCLR_PIN7_Clear (1UL)
- #define GPIO_OUTCLR_PIN6_Pos (6UL)
- #define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos)
- #define GPIO_OUTCLR_PIN6_Low (0UL)
- #define GPIO_OUTCLR_PIN6_High (1UL)
- #define GPIO_OUTCLR_PIN6_Clear (1UL)
- #define GPIO_OUTCLR_PIN5_Pos (5UL)
- #define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos)
- #define GPIO_OUTCLR_PIN5_Low (0UL)
- #define GPIO_OUTCLR_PIN5_High (1UL)
- #define GPIO_OUTCLR_PIN5_Clear (1UL)
- #define GPIO_OUTCLR_PIN4_Pos (4UL)
- #define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos)
- #define GPIO_OUTCLR_PIN4_Low (0UL)
- #define GPIO_OUTCLR_PIN4_High (1UL)
- #define GPIO_OUTCLR_PIN4_Clear (1UL)
- #define GPIO_OUTCLR_PIN3_Pos (3UL)
- #define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos)
- #define GPIO_OUTCLR_PIN3_Low (0UL)
- #define GPIO_OUTCLR_PIN3_High (1UL)
- #define GPIO_OUTCLR_PIN3_Clear (1UL)
- #define GPIO_OUTCLR_PIN2_Pos (2UL)
- #define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos)
- #define GPIO_OUTCLR_PIN2_Low (0UL)
- #define GPIO_OUTCLR_PIN2_High (1UL)
- #define GPIO_OUTCLR_PIN2_Clear (1UL)
- #define GPIO_OUTCLR_PIN1_Pos (1UL)
- #define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos)
- #define GPIO_OUTCLR_PIN1_Low (0UL)
- #define GPIO_OUTCLR_PIN1_High (1UL)
- #define GPIO_OUTCLR_PIN1_Clear (1UL)
- #define GPIO_OUTCLR_PIN0_Pos (0UL)
- #define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos)
- #define GPIO_OUTCLR_PIN0_Low (0UL)
- #define GPIO_OUTCLR_PIN0_High (1UL)
- #define GPIO_OUTCLR_PIN0_Clear (1UL)
- #define GPIO_IN_PIN31_Pos (31UL)
- #define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos)
- #define GPIO_IN_PIN31_Low (0UL)
- #define GPIO_IN_PIN31_High (1UL)
- #define GPIO_IN_PIN30_Pos (30UL)
- #define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos)
- #define GPIO_IN_PIN30_Low (0UL)
- #define GPIO_IN_PIN30_High (1UL)
- #define GPIO_IN_PIN29_Pos (29UL)
- #define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos)
- #define GPIO_IN_PIN29_Low (0UL)
- #define GPIO_IN_PIN29_High (1UL)
- #define GPIO_IN_PIN28_Pos (28UL)
- #define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos)
- #define GPIO_IN_PIN28_Low (0UL)
- #define GPIO_IN_PIN28_High (1UL)
- #define GPIO_IN_PIN27_Pos (27UL)
- #define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos)
- #define GPIO_IN_PIN27_Low (0UL)
- #define GPIO_IN_PIN27_High (1UL)
- #define GPIO_IN_PIN26_Pos (26UL)
- #define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos)
- #define GPIO_IN_PIN26_Low (0UL)
- #define GPIO_IN_PIN26_High (1UL)
- #define GPIO_IN_PIN25_Pos (25UL)
- #define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos)
- #define GPIO_IN_PIN25_Low (0UL)
- #define GPIO_IN_PIN25_High (1UL)
- #define GPIO_IN_PIN24_Pos (24UL)
- #define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos)
- #define GPIO_IN_PIN24_Low (0UL)
- #define GPIO_IN_PIN24_High (1UL)
- #define GPIO_IN_PIN23_Pos (23UL)
- #define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos)
- #define GPIO_IN_PIN23_Low (0UL)
- #define GPIO_IN_PIN23_High (1UL)
- #define GPIO_IN_PIN22_Pos (22UL)
- #define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos)
- #define GPIO_IN_PIN22_Low (0UL)
- #define GPIO_IN_PIN22_High (1UL)
- #define GPIO_IN_PIN21_Pos (21UL)
- #define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos)
- #define GPIO_IN_PIN21_Low (0UL)
- #define GPIO_IN_PIN21_High (1UL)
- #define GPIO_IN_PIN20_Pos (20UL)
- #define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos)
- #define GPIO_IN_PIN20_Low (0UL)
- #define GPIO_IN_PIN20_High (1UL)
- #define GPIO_IN_PIN19_Pos (19UL)
- #define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos)
- #define GPIO_IN_PIN19_Low (0UL)
- #define GPIO_IN_PIN19_High (1UL)
- #define GPIO_IN_PIN18_Pos (18UL)
- #define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos)
- #define GPIO_IN_PIN18_Low (0UL)
- #define GPIO_IN_PIN18_High (1UL)
- #define GPIO_IN_PIN17_Pos (17UL)
- #define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos)
- #define GPIO_IN_PIN17_Low (0UL)
- #define GPIO_IN_PIN17_High (1UL)
- #define GPIO_IN_PIN16_Pos (16UL)
- #define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos)
- #define GPIO_IN_PIN16_Low (0UL)
- #define GPIO_IN_PIN16_High (1UL)
- #define GPIO_IN_PIN15_Pos (15UL)
- #define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos)
- #define GPIO_IN_PIN15_Low (0UL)
- #define GPIO_IN_PIN15_High (1UL)
- #define GPIO_IN_PIN14_Pos (14UL)
- #define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos)
- #define GPIO_IN_PIN14_Low (0UL)
- #define GPIO_IN_PIN14_High (1UL)
- #define GPIO_IN_PIN13_Pos (13UL)
- #define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos)
- #define GPIO_IN_PIN13_Low (0UL)
- #define GPIO_IN_PIN13_High (1UL)
- #define GPIO_IN_PIN12_Pos (12UL)
- #define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos)
- #define GPIO_IN_PIN12_Low (0UL)
- #define GPIO_IN_PIN12_High (1UL)
- #define GPIO_IN_PIN11_Pos (11UL)
- #define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos)
- #define GPIO_IN_PIN11_Low (0UL)
- #define GPIO_IN_PIN11_High (1UL)
- #define GPIO_IN_PIN10_Pos (10UL)
- #define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos)
- #define GPIO_IN_PIN10_Low (0UL)
- #define GPIO_IN_PIN10_High (1UL)
- #define GPIO_IN_PIN9_Pos (9UL)
- #define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos)
- #define GPIO_IN_PIN9_Low (0UL)
- #define GPIO_IN_PIN9_High (1UL)
- #define GPIO_IN_PIN8_Pos (8UL)
- #define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos)
- #define GPIO_IN_PIN8_Low (0UL)
- #define GPIO_IN_PIN8_High (1UL)
- #define GPIO_IN_PIN7_Pos (7UL)
- #define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos)
- #define GPIO_IN_PIN7_Low (0UL)
- #define GPIO_IN_PIN7_High (1UL)
- #define GPIO_IN_PIN6_Pos (6UL)
- #define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos)
- #define GPIO_IN_PIN6_Low (0UL)
- #define GPIO_IN_PIN6_High (1UL)
- #define GPIO_IN_PIN5_Pos (5UL)
- #define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos)
- #define GPIO_IN_PIN5_Low (0UL)
- #define GPIO_IN_PIN5_High (1UL)
- #define GPIO_IN_PIN4_Pos (4UL)
- #define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos)
- #define GPIO_IN_PIN4_Low (0UL)
- #define GPIO_IN_PIN4_High (1UL)
- #define GPIO_IN_PIN3_Pos (3UL)
- #define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos)
- #define GPIO_IN_PIN3_Low (0UL)
- #define GPIO_IN_PIN3_High (1UL)
- #define GPIO_IN_PIN2_Pos (2UL)
- #define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos)
- #define GPIO_IN_PIN2_Low (0UL)
- #define GPIO_IN_PIN2_High (1UL)
- #define GPIO_IN_PIN1_Pos (1UL)
- #define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos)
- #define GPIO_IN_PIN1_Low (0UL)
- #define GPIO_IN_PIN1_High (1UL)
- #define GPIO_IN_PIN0_Pos (0UL)
- #define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos)
- #define GPIO_IN_PIN0_Low (0UL)
- #define GPIO_IN_PIN0_High (1UL)
- #define GPIO_DIR_PIN31_Pos (31UL)
- #define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos)
- #define GPIO_DIR_PIN31_Input (0UL)
- #define GPIO_DIR_PIN31_Output (1UL)
- #define GPIO_DIR_PIN30_Pos (30UL)
- #define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos)
- #define GPIO_DIR_PIN30_Input (0UL)
- #define GPIO_DIR_PIN30_Output (1UL)
- #define GPIO_DIR_PIN29_Pos (29UL)
- #define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos)
- #define GPIO_DIR_PIN29_Input (0UL)
- #define GPIO_DIR_PIN29_Output (1UL)
- #define GPIO_DIR_PIN28_Pos (28UL)
- #define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos)
- #define GPIO_DIR_PIN28_Input (0UL)
- #define GPIO_DIR_PIN28_Output (1UL)
- #define GPIO_DIR_PIN27_Pos (27UL)
- #define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos)
- #define GPIO_DIR_PIN27_Input (0UL)
- #define GPIO_DIR_PIN27_Output (1UL)
- #define GPIO_DIR_PIN26_Pos (26UL)
- #define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos)
- #define GPIO_DIR_PIN26_Input (0UL)
- #define GPIO_DIR_PIN26_Output (1UL)
- #define GPIO_DIR_PIN25_Pos (25UL)
- #define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos)
- #define GPIO_DIR_PIN25_Input (0UL)
- #define GPIO_DIR_PIN25_Output (1UL)
- #define GPIO_DIR_PIN24_Pos (24UL)
- #define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos)
- #define GPIO_DIR_PIN24_Input (0UL)
- #define GPIO_DIR_PIN24_Output (1UL)
- #define GPIO_DIR_PIN23_Pos (23UL)
- #define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos)
- #define GPIO_DIR_PIN23_Input (0UL)
- #define GPIO_DIR_PIN23_Output (1UL)
- #define GPIO_DIR_PIN22_Pos (22UL)
- #define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos)
- #define GPIO_DIR_PIN22_Input (0UL)
- #define GPIO_DIR_PIN22_Output (1UL)
- #define GPIO_DIR_PIN21_Pos (21UL)
- #define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos)
- #define GPIO_DIR_PIN21_Input (0UL)
- #define GPIO_DIR_PIN21_Output (1UL)
- #define GPIO_DIR_PIN20_Pos (20UL)
- #define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos)
- #define GPIO_DIR_PIN20_Input (0UL)
- #define GPIO_DIR_PIN20_Output (1UL)
- #define GPIO_DIR_PIN19_Pos (19UL)
- #define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos)
- #define GPIO_DIR_PIN19_Input (0UL)
- #define GPIO_DIR_PIN19_Output (1UL)
- #define GPIO_DIR_PIN18_Pos (18UL)
- #define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos)
- #define GPIO_DIR_PIN18_Input (0UL)
- #define GPIO_DIR_PIN18_Output (1UL)
- #define GPIO_DIR_PIN17_Pos (17UL)
- #define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos)
- #define GPIO_DIR_PIN17_Input (0UL)
- #define GPIO_DIR_PIN17_Output (1UL)
- #define GPIO_DIR_PIN16_Pos (16UL)
- #define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos)
- #define GPIO_DIR_PIN16_Input (0UL)
- #define GPIO_DIR_PIN16_Output (1UL)
- #define GPIO_DIR_PIN15_Pos (15UL)
- #define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos)
- #define GPIO_DIR_PIN15_Input (0UL)
- #define GPIO_DIR_PIN15_Output (1UL)
- #define GPIO_DIR_PIN14_Pos (14UL)
- #define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos)
- #define GPIO_DIR_PIN14_Input (0UL)
- #define GPIO_DIR_PIN14_Output (1UL)
- #define GPIO_DIR_PIN13_Pos (13UL)
- #define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos)
- #define GPIO_DIR_PIN13_Input (0UL)
- #define GPIO_DIR_PIN13_Output (1UL)
- #define GPIO_DIR_PIN12_Pos (12UL)
- #define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos)
- #define GPIO_DIR_PIN12_Input (0UL)
- #define GPIO_DIR_PIN12_Output (1UL)
- #define GPIO_DIR_PIN11_Pos (11UL)
- #define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos)
- #define GPIO_DIR_PIN11_Input (0UL)
- #define GPIO_DIR_PIN11_Output (1UL)
- #define GPIO_DIR_PIN10_Pos (10UL)
- #define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos)
- #define GPIO_DIR_PIN10_Input (0UL)
- #define GPIO_DIR_PIN10_Output (1UL)
- #define GPIO_DIR_PIN9_Pos (9UL)
- #define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos)
- #define GPIO_DIR_PIN9_Input (0UL)
- #define GPIO_DIR_PIN9_Output (1UL)
- #define GPIO_DIR_PIN8_Pos (8UL)
- #define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos)
- #define GPIO_DIR_PIN8_Input (0UL)
- #define GPIO_DIR_PIN8_Output (1UL)
- #define GPIO_DIR_PIN7_Pos (7UL)
- #define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos)
- #define GPIO_DIR_PIN7_Input (0UL)
- #define GPIO_DIR_PIN7_Output (1UL)
- #define GPIO_DIR_PIN6_Pos (6UL)
- #define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos)
- #define GPIO_DIR_PIN6_Input (0UL)
- #define GPIO_DIR_PIN6_Output (1UL)
- #define GPIO_DIR_PIN5_Pos (5UL)
- #define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos)
- #define GPIO_DIR_PIN5_Input (0UL)
- #define GPIO_DIR_PIN5_Output (1UL)
- #define GPIO_DIR_PIN4_Pos (4UL)
- #define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos)
- #define GPIO_DIR_PIN4_Input (0UL)
- #define GPIO_DIR_PIN4_Output (1UL)
- #define GPIO_DIR_PIN3_Pos (3UL)
- #define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos)
- #define GPIO_DIR_PIN3_Input (0UL)
- #define GPIO_DIR_PIN3_Output (1UL)
- #define GPIO_DIR_PIN2_Pos (2UL)
- #define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos)
- #define GPIO_DIR_PIN2_Input (0UL)
- #define GPIO_DIR_PIN2_Output (1UL)
- #define GPIO_DIR_PIN1_Pos (1UL)
- #define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos)
- #define GPIO_DIR_PIN1_Input (0UL)
- #define GPIO_DIR_PIN1_Output (1UL)
- #define GPIO_DIR_PIN0_Pos (0UL)
- #define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos)
- #define GPIO_DIR_PIN0_Input (0UL)
- #define GPIO_DIR_PIN0_Output (1UL)
- #define GPIO_DIRSET_PIN31_Pos (31UL)
- #define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos)
- #define GPIO_DIRSET_PIN31_Input (0UL)
- #define GPIO_DIRSET_PIN31_Output (1UL)
- #define GPIO_DIRSET_PIN31_Set (1UL)
- #define GPIO_DIRSET_PIN30_Pos (30UL)
- #define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos)
- #define GPIO_DIRSET_PIN30_Input (0UL)
- #define GPIO_DIRSET_PIN30_Output (1UL)
- #define GPIO_DIRSET_PIN30_Set (1UL)
- #define GPIO_DIRSET_PIN29_Pos (29UL)
- #define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos)
- #define GPIO_DIRSET_PIN29_Input (0UL)
- #define GPIO_DIRSET_PIN29_Output (1UL)
- #define GPIO_DIRSET_PIN29_Set (1UL)
- #define GPIO_DIRSET_PIN28_Pos (28UL)
- #define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos)
- #define GPIO_DIRSET_PIN28_Input (0UL)
- #define GPIO_DIRSET_PIN28_Output (1UL)
- #define GPIO_DIRSET_PIN28_Set (1UL)
- #define GPIO_DIRSET_PIN27_Pos (27UL)
- #define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos)
- #define GPIO_DIRSET_PIN27_Input (0UL)
- #define GPIO_DIRSET_PIN27_Output (1UL)
- #define GPIO_DIRSET_PIN27_Set (1UL)
- #define GPIO_DIRSET_PIN26_Pos (26UL)
- #define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos)
- #define GPIO_DIRSET_PIN26_Input (0UL)
- #define GPIO_DIRSET_PIN26_Output (1UL)
- #define GPIO_DIRSET_PIN26_Set (1UL)
- #define GPIO_DIRSET_PIN25_Pos (25UL)
- #define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos)
- #define GPIO_DIRSET_PIN25_Input (0UL)
- #define GPIO_DIRSET_PIN25_Output (1UL)
- #define GPIO_DIRSET_PIN25_Set (1UL)
- #define GPIO_DIRSET_PIN24_Pos (24UL)
- #define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos)
- #define GPIO_DIRSET_PIN24_Input (0UL)
- #define GPIO_DIRSET_PIN24_Output (1UL)
- #define GPIO_DIRSET_PIN24_Set (1UL)
- #define GPIO_DIRSET_PIN23_Pos (23UL)
- #define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos)
- #define GPIO_DIRSET_PIN23_Input (0UL)
- #define GPIO_DIRSET_PIN23_Output (1UL)
- #define GPIO_DIRSET_PIN23_Set (1UL)
- #define GPIO_DIRSET_PIN22_Pos (22UL)
- #define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos)
- #define GPIO_DIRSET_PIN22_Input (0UL)
- #define GPIO_DIRSET_PIN22_Output (1UL)
- #define GPIO_DIRSET_PIN22_Set (1UL)
- #define GPIO_DIRSET_PIN21_Pos (21UL)
- #define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos)
- #define GPIO_DIRSET_PIN21_Input (0UL)
- #define GPIO_DIRSET_PIN21_Output (1UL)
- #define GPIO_DIRSET_PIN21_Set (1UL)
- #define GPIO_DIRSET_PIN20_Pos (20UL)
- #define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos)
- #define GPIO_DIRSET_PIN20_Input (0UL)
- #define GPIO_DIRSET_PIN20_Output (1UL)
- #define GPIO_DIRSET_PIN20_Set (1UL)
- #define GPIO_DIRSET_PIN19_Pos (19UL)
- #define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos)
- #define GPIO_DIRSET_PIN19_Input (0UL)
- #define GPIO_DIRSET_PIN19_Output (1UL)
- #define GPIO_DIRSET_PIN19_Set (1UL)
- #define GPIO_DIRSET_PIN18_Pos (18UL)
- #define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos)
- #define GPIO_DIRSET_PIN18_Input (0UL)
- #define GPIO_DIRSET_PIN18_Output (1UL)
- #define GPIO_DIRSET_PIN18_Set (1UL)
- #define GPIO_DIRSET_PIN17_Pos (17UL)
- #define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos)
- #define GPIO_DIRSET_PIN17_Input (0UL)
- #define GPIO_DIRSET_PIN17_Output (1UL)
- #define GPIO_DIRSET_PIN17_Set (1UL)
- #define GPIO_DIRSET_PIN16_Pos (16UL)
- #define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos)
- #define GPIO_DIRSET_PIN16_Input (0UL)
- #define GPIO_DIRSET_PIN16_Output (1UL)
- #define GPIO_DIRSET_PIN16_Set (1UL)
- #define GPIO_DIRSET_PIN15_Pos (15UL)
- #define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos)
- #define GPIO_DIRSET_PIN15_Input (0UL)
- #define GPIO_DIRSET_PIN15_Output (1UL)
- #define GPIO_DIRSET_PIN15_Set (1UL)
- #define GPIO_DIRSET_PIN14_Pos (14UL)
- #define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos)
- #define GPIO_DIRSET_PIN14_Input (0UL)
- #define GPIO_DIRSET_PIN14_Output (1UL)
- #define GPIO_DIRSET_PIN14_Set (1UL)
- #define GPIO_DIRSET_PIN13_Pos (13UL)
- #define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos)
- #define GPIO_DIRSET_PIN13_Input (0UL)
- #define GPIO_DIRSET_PIN13_Output (1UL)
- #define GPIO_DIRSET_PIN13_Set (1UL)
- #define GPIO_DIRSET_PIN12_Pos (12UL)
- #define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos)
- #define GPIO_DIRSET_PIN12_Input (0UL)
- #define GPIO_DIRSET_PIN12_Output (1UL)
- #define GPIO_DIRSET_PIN12_Set (1UL)
- #define GPIO_DIRSET_PIN11_Pos (11UL)
- #define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos)
- #define GPIO_DIRSET_PIN11_Input (0UL)
- #define GPIO_DIRSET_PIN11_Output (1UL)
- #define GPIO_DIRSET_PIN11_Set (1UL)
- #define GPIO_DIRSET_PIN10_Pos (10UL)
- #define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos)
- #define GPIO_DIRSET_PIN10_Input (0UL)
- #define GPIO_DIRSET_PIN10_Output (1UL)
- #define GPIO_DIRSET_PIN10_Set (1UL)
- #define GPIO_DIRSET_PIN9_Pos (9UL)
- #define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos)
- #define GPIO_DIRSET_PIN9_Input (0UL)
- #define GPIO_DIRSET_PIN9_Output (1UL)
- #define GPIO_DIRSET_PIN9_Set (1UL)
- #define GPIO_DIRSET_PIN8_Pos (8UL)
- #define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos)
- #define GPIO_DIRSET_PIN8_Input (0UL)
- #define GPIO_DIRSET_PIN8_Output (1UL)
- #define GPIO_DIRSET_PIN8_Set (1UL)
- #define GPIO_DIRSET_PIN7_Pos (7UL)
- #define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos)
- #define GPIO_DIRSET_PIN7_Input (0UL)
- #define GPIO_DIRSET_PIN7_Output (1UL)
- #define GPIO_DIRSET_PIN7_Set (1UL)
- #define GPIO_DIRSET_PIN6_Pos (6UL)
- #define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos)
- #define GPIO_DIRSET_PIN6_Input (0UL)
- #define GPIO_DIRSET_PIN6_Output (1UL)
- #define GPIO_DIRSET_PIN6_Set (1UL)
- #define GPIO_DIRSET_PIN5_Pos (5UL)
- #define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos)
- #define GPIO_DIRSET_PIN5_Input (0UL)
- #define GPIO_DIRSET_PIN5_Output (1UL)
- #define GPIO_DIRSET_PIN5_Set (1UL)
- #define GPIO_DIRSET_PIN4_Pos (4UL)
- #define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos)
- #define GPIO_DIRSET_PIN4_Input (0UL)
- #define GPIO_DIRSET_PIN4_Output (1UL)
- #define GPIO_DIRSET_PIN4_Set (1UL)
- #define GPIO_DIRSET_PIN3_Pos (3UL)
- #define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos)
- #define GPIO_DIRSET_PIN3_Input (0UL)
- #define GPIO_DIRSET_PIN3_Output (1UL)
- #define GPIO_DIRSET_PIN3_Set (1UL)
- #define GPIO_DIRSET_PIN2_Pos (2UL)
- #define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos)
- #define GPIO_DIRSET_PIN2_Input (0UL)
- #define GPIO_DIRSET_PIN2_Output (1UL)
- #define GPIO_DIRSET_PIN2_Set (1UL)
- #define GPIO_DIRSET_PIN1_Pos (1UL)
- #define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos)
- #define GPIO_DIRSET_PIN1_Input (0UL)
- #define GPIO_DIRSET_PIN1_Output (1UL)
- #define GPIO_DIRSET_PIN1_Set (1UL)
- #define GPIO_DIRSET_PIN0_Pos (0UL)
- #define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos)
- #define GPIO_DIRSET_PIN0_Input (0UL)
- #define GPIO_DIRSET_PIN0_Output (1UL)
- #define GPIO_DIRSET_PIN0_Set (1UL)
- #define GPIO_DIRCLR_PIN31_Pos (31UL)
- #define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos)
- #define GPIO_DIRCLR_PIN31_Input (0UL)
- #define GPIO_DIRCLR_PIN31_Output (1UL)
- #define GPIO_DIRCLR_PIN31_Clear (1UL)
- #define GPIO_DIRCLR_PIN30_Pos (30UL)
- #define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos)
- #define GPIO_DIRCLR_PIN30_Input (0UL)
- #define GPIO_DIRCLR_PIN30_Output (1UL)
- #define GPIO_DIRCLR_PIN30_Clear (1UL)
- #define GPIO_DIRCLR_PIN29_Pos (29UL)
- #define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos)
- #define GPIO_DIRCLR_PIN29_Input (0UL)
- #define GPIO_DIRCLR_PIN29_Output (1UL)
- #define GPIO_DIRCLR_PIN29_Clear (1UL)
- #define GPIO_DIRCLR_PIN28_Pos (28UL)
- #define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos)
- #define GPIO_DIRCLR_PIN28_Input (0UL)
- #define GPIO_DIRCLR_PIN28_Output (1UL)
- #define GPIO_DIRCLR_PIN28_Clear (1UL)
- #define GPIO_DIRCLR_PIN27_Pos (27UL)
- #define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos)
- #define GPIO_DIRCLR_PIN27_Input (0UL)
- #define GPIO_DIRCLR_PIN27_Output (1UL)
- #define GPIO_DIRCLR_PIN27_Clear (1UL)
- #define GPIO_DIRCLR_PIN26_Pos (26UL)
- #define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos)
- #define GPIO_DIRCLR_PIN26_Input (0UL)
- #define GPIO_DIRCLR_PIN26_Output (1UL)
- #define GPIO_DIRCLR_PIN26_Clear (1UL)
- #define GPIO_DIRCLR_PIN25_Pos (25UL)
- #define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos)
- #define GPIO_DIRCLR_PIN25_Input (0UL)
- #define GPIO_DIRCLR_PIN25_Output (1UL)
- #define GPIO_DIRCLR_PIN25_Clear (1UL)
- #define GPIO_DIRCLR_PIN24_Pos (24UL)
- #define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos)
- #define GPIO_DIRCLR_PIN24_Input (0UL)
- #define GPIO_DIRCLR_PIN24_Output (1UL)
- #define GPIO_DIRCLR_PIN24_Clear (1UL)
- #define GPIO_DIRCLR_PIN23_Pos (23UL)
- #define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos)
- #define GPIO_DIRCLR_PIN23_Input (0UL)
- #define GPIO_DIRCLR_PIN23_Output (1UL)
- #define GPIO_DIRCLR_PIN23_Clear (1UL)
- #define GPIO_DIRCLR_PIN22_Pos (22UL)
- #define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos)
- #define GPIO_DIRCLR_PIN22_Input (0UL)
- #define GPIO_DIRCLR_PIN22_Output (1UL)
- #define GPIO_DIRCLR_PIN22_Clear (1UL)
- #define GPIO_DIRCLR_PIN21_Pos (21UL)
- #define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos)
- #define GPIO_DIRCLR_PIN21_Input (0UL)
- #define GPIO_DIRCLR_PIN21_Output (1UL)
- #define GPIO_DIRCLR_PIN21_Clear (1UL)
- #define GPIO_DIRCLR_PIN20_Pos (20UL)
- #define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos)
- #define GPIO_DIRCLR_PIN20_Input (0UL)
- #define GPIO_DIRCLR_PIN20_Output (1UL)
- #define GPIO_DIRCLR_PIN20_Clear (1UL)
- #define GPIO_DIRCLR_PIN19_Pos (19UL)
- #define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos)
- #define GPIO_DIRCLR_PIN19_Input (0UL)
- #define GPIO_DIRCLR_PIN19_Output (1UL)
- #define GPIO_DIRCLR_PIN19_Clear (1UL)
- #define GPIO_DIRCLR_PIN18_Pos (18UL)
- #define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos)
- #define GPIO_DIRCLR_PIN18_Input (0UL)
- #define GPIO_DIRCLR_PIN18_Output (1UL)
- #define GPIO_DIRCLR_PIN18_Clear (1UL)
- #define GPIO_DIRCLR_PIN17_Pos (17UL)
- #define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos)
- #define GPIO_DIRCLR_PIN17_Input (0UL)
- #define GPIO_DIRCLR_PIN17_Output (1UL)
- #define GPIO_DIRCLR_PIN17_Clear (1UL)
- #define GPIO_DIRCLR_PIN16_Pos (16UL)
- #define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos)
- #define GPIO_DIRCLR_PIN16_Input (0UL)
- #define GPIO_DIRCLR_PIN16_Output (1UL)
- #define GPIO_DIRCLR_PIN16_Clear (1UL)
- #define GPIO_DIRCLR_PIN15_Pos (15UL)
- #define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos)
- #define GPIO_DIRCLR_PIN15_Input (0UL)
- #define GPIO_DIRCLR_PIN15_Output (1UL)
- #define GPIO_DIRCLR_PIN15_Clear (1UL)
- #define GPIO_DIRCLR_PIN14_Pos (14UL)
- #define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos)
- #define GPIO_DIRCLR_PIN14_Input (0UL)
- #define GPIO_DIRCLR_PIN14_Output (1UL)
- #define GPIO_DIRCLR_PIN14_Clear (1UL)
- #define GPIO_DIRCLR_PIN13_Pos (13UL)
- #define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos)
- #define GPIO_DIRCLR_PIN13_Input (0UL)
- #define GPIO_DIRCLR_PIN13_Output (1UL)
- #define GPIO_DIRCLR_PIN13_Clear (1UL)
- #define GPIO_DIRCLR_PIN12_Pos (12UL)
- #define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos)
- #define GPIO_DIRCLR_PIN12_Input (0UL)
- #define GPIO_DIRCLR_PIN12_Output (1UL)
- #define GPIO_DIRCLR_PIN12_Clear (1UL)
- #define GPIO_DIRCLR_PIN11_Pos (11UL)
- #define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos)
- #define GPIO_DIRCLR_PIN11_Input (0UL)
- #define GPIO_DIRCLR_PIN11_Output (1UL)
- #define GPIO_DIRCLR_PIN11_Clear (1UL)
- #define GPIO_DIRCLR_PIN10_Pos (10UL)
- #define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos)
- #define GPIO_DIRCLR_PIN10_Input (0UL)
- #define GPIO_DIRCLR_PIN10_Output (1UL)
- #define GPIO_DIRCLR_PIN10_Clear (1UL)
- #define GPIO_DIRCLR_PIN9_Pos (9UL)
- #define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos)
- #define GPIO_DIRCLR_PIN9_Input (0UL)
- #define GPIO_DIRCLR_PIN9_Output (1UL)
- #define GPIO_DIRCLR_PIN9_Clear (1UL)
- #define GPIO_DIRCLR_PIN8_Pos (8UL)
- #define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos)
- #define GPIO_DIRCLR_PIN8_Input (0UL)
- #define GPIO_DIRCLR_PIN8_Output (1UL)
- #define GPIO_DIRCLR_PIN8_Clear (1UL)
- #define GPIO_DIRCLR_PIN7_Pos (7UL)
- #define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos)
- #define GPIO_DIRCLR_PIN7_Input (0UL)
- #define GPIO_DIRCLR_PIN7_Output (1UL)
- #define GPIO_DIRCLR_PIN7_Clear (1UL)
- #define GPIO_DIRCLR_PIN6_Pos (6UL)
- #define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos)
- #define GPIO_DIRCLR_PIN6_Input (0UL)
- #define GPIO_DIRCLR_PIN6_Output (1UL)
- #define GPIO_DIRCLR_PIN6_Clear (1UL)
- #define GPIO_DIRCLR_PIN5_Pos (5UL)
- #define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos)
- #define GPIO_DIRCLR_PIN5_Input (0UL)
- #define GPIO_DIRCLR_PIN5_Output (1UL)
- #define GPIO_DIRCLR_PIN5_Clear (1UL)
- #define GPIO_DIRCLR_PIN4_Pos (4UL)
- #define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos)
- #define GPIO_DIRCLR_PIN4_Input (0UL)
- #define GPIO_DIRCLR_PIN4_Output (1UL)
- #define GPIO_DIRCLR_PIN4_Clear (1UL)
- #define GPIO_DIRCLR_PIN3_Pos (3UL)
- #define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos)
- #define GPIO_DIRCLR_PIN3_Input (0UL)
- #define GPIO_DIRCLR_PIN3_Output (1UL)
- #define GPIO_DIRCLR_PIN3_Clear (1UL)
- #define GPIO_DIRCLR_PIN2_Pos (2UL)
- #define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos)
- #define GPIO_DIRCLR_PIN2_Input (0UL)
- #define GPIO_DIRCLR_PIN2_Output (1UL)
- #define GPIO_DIRCLR_PIN2_Clear (1UL)
- #define GPIO_DIRCLR_PIN1_Pos (1UL)
- #define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos)
- #define GPIO_DIRCLR_PIN1_Input (0UL)
- #define GPIO_DIRCLR_PIN1_Output (1UL)
- #define GPIO_DIRCLR_PIN1_Clear (1UL)
- #define GPIO_DIRCLR_PIN0_Pos (0UL)
- #define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos)
- #define GPIO_DIRCLR_PIN0_Input (0UL)
- #define GPIO_DIRCLR_PIN0_Output (1UL)
- #define GPIO_DIRCLR_PIN0_Clear (1UL)
- #define GPIO_LATCH_PIN31_Pos (31UL)
- #define GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos)
- #define GPIO_LATCH_PIN31_NotLatched (0UL)
- #define GPIO_LATCH_PIN31_Latched (1UL)
- #define GPIO_LATCH_PIN30_Pos (30UL)
- #define GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos)
- #define GPIO_LATCH_PIN30_NotLatched (0UL)
- #define GPIO_LATCH_PIN30_Latched (1UL)
- #define GPIO_LATCH_PIN29_Pos (29UL)
- #define GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos)
- #define GPIO_LATCH_PIN29_NotLatched (0UL)
- #define GPIO_LATCH_PIN29_Latched (1UL)
- #define GPIO_LATCH_PIN28_Pos (28UL)
- #define GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos)
- #define GPIO_LATCH_PIN28_NotLatched (0UL)
- #define GPIO_LATCH_PIN28_Latched (1UL)
- #define GPIO_LATCH_PIN27_Pos (27UL)
- #define GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos)
- #define GPIO_LATCH_PIN27_NotLatched (0UL)
- #define GPIO_LATCH_PIN27_Latched (1UL)
- #define GPIO_LATCH_PIN26_Pos (26UL)
- #define GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos)
- #define GPIO_LATCH_PIN26_NotLatched (0UL)
- #define GPIO_LATCH_PIN26_Latched (1UL)
- #define GPIO_LATCH_PIN25_Pos (25UL)
- #define GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos)
- #define GPIO_LATCH_PIN25_NotLatched (0UL)
- #define GPIO_LATCH_PIN25_Latched (1UL)
- #define GPIO_LATCH_PIN24_Pos (24UL)
- #define GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos)
- #define GPIO_LATCH_PIN24_NotLatched (0UL)
- #define GPIO_LATCH_PIN24_Latched (1UL)
- #define GPIO_LATCH_PIN23_Pos (23UL)
- #define GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos)
- #define GPIO_LATCH_PIN23_NotLatched (0UL)
- #define GPIO_LATCH_PIN23_Latched (1UL)
- #define GPIO_LATCH_PIN22_Pos (22UL)
- #define GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos)
- #define GPIO_LATCH_PIN22_NotLatched (0UL)
- #define GPIO_LATCH_PIN22_Latched (1UL)
- #define GPIO_LATCH_PIN21_Pos (21UL)
- #define GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos)
- #define GPIO_LATCH_PIN21_NotLatched (0UL)
- #define GPIO_LATCH_PIN21_Latched (1UL)
- #define GPIO_LATCH_PIN20_Pos (20UL)
- #define GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos)
- #define GPIO_LATCH_PIN20_NotLatched (0UL)
- #define GPIO_LATCH_PIN20_Latched (1UL)
- #define GPIO_LATCH_PIN19_Pos (19UL)
- #define GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos)
- #define GPIO_LATCH_PIN19_NotLatched (0UL)
- #define GPIO_LATCH_PIN19_Latched (1UL)
- #define GPIO_LATCH_PIN18_Pos (18UL)
- #define GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos)
- #define GPIO_LATCH_PIN18_NotLatched (0UL)
- #define GPIO_LATCH_PIN18_Latched (1UL)
- #define GPIO_LATCH_PIN17_Pos (17UL)
- #define GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos)
- #define GPIO_LATCH_PIN17_NotLatched (0UL)
- #define GPIO_LATCH_PIN17_Latched (1UL)
- #define GPIO_LATCH_PIN16_Pos (16UL)
- #define GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos)
- #define GPIO_LATCH_PIN16_NotLatched (0UL)
- #define GPIO_LATCH_PIN16_Latched (1UL)
- #define GPIO_LATCH_PIN15_Pos (15UL)
- #define GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos)
- #define GPIO_LATCH_PIN15_NotLatched (0UL)
- #define GPIO_LATCH_PIN15_Latched (1UL)
- #define GPIO_LATCH_PIN14_Pos (14UL)
- #define GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos)
- #define GPIO_LATCH_PIN14_NotLatched (0UL)
- #define GPIO_LATCH_PIN14_Latched (1UL)
- #define GPIO_LATCH_PIN13_Pos (13UL)
- #define GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos)
- #define GPIO_LATCH_PIN13_NotLatched (0UL)
- #define GPIO_LATCH_PIN13_Latched (1UL)
- #define GPIO_LATCH_PIN12_Pos (12UL)
- #define GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos)
- #define GPIO_LATCH_PIN12_NotLatched (0UL)
- #define GPIO_LATCH_PIN12_Latched (1UL)
- #define GPIO_LATCH_PIN11_Pos (11UL)
- #define GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos)
- #define GPIO_LATCH_PIN11_NotLatched (0UL)
- #define GPIO_LATCH_PIN11_Latched (1UL)
- #define GPIO_LATCH_PIN10_Pos (10UL)
- #define GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos)
- #define GPIO_LATCH_PIN10_NotLatched (0UL)
- #define GPIO_LATCH_PIN10_Latched (1UL)
- #define GPIO_LATCH_PIN9_Pos (9UL)
- #define GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos)
- #define GPIO_LATCH_PIN9_NotLatched (0UL)
- #define GPIO_LATCH_PIN9_Latched (1UL)
- #define GPIO_LATCH_PIN8_Pos (8UL)
- #define GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos)
- #define GPIO_LATCH_PIN8_NotLatched (0UL)
- #define GPIO_LATCH_PIN8_Latched (1UL)
- #define GPIO_LATCH_PIN7_Pos (7UL)
- #define GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos)
- #define GPIO_LATCH_PIN7_NotLatched (0UL)
- #define GPIO_LATCH_PIN7_Latched (1UL)
- #define GPIO_LATCH_PIN6_Pos (6UL)
- #define GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos)
- #define GPIO_LATCH_PIN6_NotLatched (0UL)
- #define GPIO_LATCH_PIN6_Latched (1UL)
- #define GPIO_LATCH_PIN5_Pos (5UL)
- #define GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos)
- #define GPIO_LATCH_PIN5_NotLatched (0UL)
- #define GPIO_LATCH_PIN5_Latched (1UL)
- #define GPIO_LATCH_PIN4_Pos (4UL)
- #define GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos)
- #define GPIO_LATCH_PIN4_NotLatched (0UL)
- #define GPIO_LATCH_PIN4_Latched (1UL)
- #define GPIO_LATCH_PIN3_Pos (3UL)
- #define GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos)
- #define GPIO_LATCH_PIN3_NotLatched (0UL)
- #define GPIO_LATCH_PIN3_Latched (1UL)
- #define GPIO_LATCH_PIN2_Pos (2UL)
- #define GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos)
- #define GPIO_LATCH_PIN2_NotLatched (0UL)
- #define GPIO_LATCH_PIN2_Latched (1UL)
- #define GPIO_LATCH_PIN1_Pos (1UL)
- #define GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos)
- #define GPIO_LATCH_PIN1_NotLatched (0UL)
- #define GPIO_LATCH_PIN1_Latched (1UL)
- #define GPIO_LATCH_PIN0_Pos (0UL)
- #define GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos)
- #define GPIO_LATCH_PIN0_NotLatched (0UL)
- #define GPIO_LATCH_PIN0_Latched (1UL)
- #define GPIO_DETECTMODE_DETECTMODE_Pos (0UL)
- #define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos)
- #define GPIO_DETECTMODE_DETECTMODE_Default (0UL)
- #define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL)
- #define GPIO_PIN_CNF_SENSE_Pos (16UL)
- #define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos)
- #define GPIO_PIN_CNF_SENSE_Disabled (0UL)
- #define GPIO_PIN_CNF_SENSE_High (2UL)
- #define GPIO_PIN_CNF_SENSE_Low (3UL)
- #define GPIO_PIN_CNF_DRIVE_Pos (8UL)
- #define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos)
- #define GPIO_PIN_CNF_DRIVE_S0S1 (0UL)
- #define GPIO_PIN_CNF_DRIVE_H0S1 (1UL)
- #define GPIO_PIN_CNF_DRIVE_S0H1 (2UL)
- #define GPIO_PIN_CNF_DRIVE_H0H1 (3UL)
- #define GPIO_PIN_CNF_DRIVE_D0S1 (4UL)
- #define GPIO_PIN_CNF_DRIVE_D0H1 (5UL)
- #define GPIO_PIN_CNF_DRIVE_S0D1 (6UL)
- #define GPIO_PIN_CNF_DRIVE_H0D1 (7UL)
- #define GPIO_PIN_CNF_PULL_Pos (2UL)
- #define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos)
- #define GPIO_PIN_CNF_PULL_Disabled (0UL)
- #define GPIO_PIN_CNF_PULL_Pulldown (1UL)
- #define GPIO_PIN_CNF_PULL_Pullup (3UL)
- #define GPIO_PIN_CNF_INPUT_Pos (1UL)
- #define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos)
- #define GPIO_PIN_CNF_INPUT_Connect (0UL)
- #define GPIO_PIN_CNF_INPUT_Disconnect (1UL)
- #define GPIO_PIN_CNF_DIR_Pos (0UL)
- #define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos)
- #define GPIO_PIN_CNF_DIR_Input (0UL)
- #define GPIO_PIN_CNF_DIR_Output (1UL)
- #define PDM_TASKS_START_TASKS_START_Pos (0UL)
- #define PDM_TASKS_START_TASKS_START_Msk (0x1UL << PDM_TASKS_START_TASKS_START_Pos)
- #define PDM_TASKS_START_TASKS_START_Trigger (1UL)
- #define PDM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define PDM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << PDM_TASKS_STOP_TASKS_STOP_Pos)
- #define PDM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << PDM_EVENTS_STARTED_EVENTS_STARTED_Pos)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define PDM_EVENTS_END_EVENTS_END_Pos (0UL)
- #define PDM_EVENTS_END_EVENTS_END_Msk (0x1UL << PDM_EVENTS_END_EVENTS_END_Pos)
- #define PDM_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define PDM_EVENTS_END_EVENTS_END_Generated (1UL)
- #define PDM_INTEN_END_Pos (2UL)
- #define PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos)
- #define PDM_INTEN_END_Disabled (0UL)
- #define PDM_INTEN_END_Enabled (1UL)
- #define PDM_INTEN_STOPPED_Pos (1UL)
- #define PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos)
- #define PDM_INTEN_STOPPED_Disabled (0UL)
- #define PDM_INTEN_STOPPED_Enabled (1UL)
- #define PDM_INTEN_STARTED_Pos (0UL)
- #define PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos)
- #define PDM_INTEN_STARTED_Disabled (0UL)
- #define PDM_INTEN_STARTED_Enabled (1UL)
- #define PDM_INTENSET_END_Pos (2UL)
- #define PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos)
- #define PDM_INTENSET_END_Disabled (0UL)
- #define PDM_INTENSET_END_Enabled (1UL)
- #define PDM_INTENSET_END_Set (1UL)
- #define PDM_INTENSET_STOPPED_Pos (1UL)
- #define PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos)
- #define PDM_INTENSET_STOPPED_Disabled (0UL)
- #define PDM_INTENSET_STOPPED_Enabled (1UL)
- #define PDM_INTENSET_STOPPED_Set (1UL)
- #define PDM_INTENSET_STARTED_Pos (0UL)
- #define PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos)
- #define PDM_INTENSET_STARTED_Disabled (0UL)
- #define PDM_INTENSET_STARTED_Enabled (1UL)
- #define PDM_INTENSET_STARTED_Set (1UL)
- #define PDM_INTENCLR_END_Pos (2UL)
- #define PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos)
- #define PDM_INTENCLR_END_Disabled (0UL)
- #define PDM_INTENCLR_END_Enabled (1UL)
- #define PDM_INTENCLR_END_Clear (1UL)
- #define PDM_INTENCLR_STOPPED_Pos (1UL)
- #define PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos)
- #define PDM_INTENCLR_STOPPED_Disabled (0UL)
- #define PDM_INTENCLR_STOPPED_Enabled (1UL)
- #define PDM_INTENCLR_STOPPED_Clear (1UL)
- #define PDM_INTENCLR_STARTED_Pos (0UL)
- #define PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos)
- #define PDM_INTENCLR_STARTED_Disabled (0UL)
- #define PDM_INTENCLR_STARTED_Enabled (1UL)
- #define PDM_INTENCLR_STARTED_Clear (1UL)
- #define PDM_ENABLE_ENABLE_Pos (0UL)
- #define PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos)
- #define PDM_ENABLE_ENABLE_Disabled (0UL)
- #define PDM_ENABLE_ENABLE_Enabled (1UL)
- #define PDM_PDMCLKCTRL_FREQ_Pos (0UL)
- #define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos)
- #define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL)
- #define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL)
- #define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL)
- #define PDM_MODE_EDGE_Pos (1UL)
- #define PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos)
- #define PDM_MODE_EDGE_LeftFalling (0UL)
- #define PDM_MODE_EDGE_LeftRising (1UL)
- #define PDM_MODE_OPERATION_Pos (0UL)
- #define PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos)
- #define PDM_MODE_OPERATION_Stereo (0UL)
- #define PDM_MODE_OPERATION_Mono (1UL)
- #define PDM_GAINL_GAINL_Pos (0UL)
- #define PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos)
- #define PDM_GAINL_GAINL_MinGain (0x00UL)
- #define PDM_GAINL_GAINL_DefaultGain (0x28UL)
- #define PDM_GAINL_GAINL_MaxGain (0x50UL)
- #define PDM_GAINR_GAINR_Pos (0UL)
- #define PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos)
- #define PDM_GAINR_GAINR_MinGain (0x00UL)
- #define PDM_GAINR_GAINR_DefaultGain (0x28UL)
- #define PDM_GAINR_GAINR_MaxGain (0x50UL)
- #define PDM_PSEL_CLK_CONNECT_Pos (31UL)
- #define PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos)
- #define PDM_PSEL_CLK_CONNECT_Connected (0UL)
- #define PDM_PSEL_CLK_CONNECT_Disconnected (1UL)
- #define PDM_PSEL_CLK_PIN_Pos (0UL)
- #define PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos)
- #define PDM_PSEL_DIN_CONNECT_Pos (31UL)
- #define PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos)
- #define PDM_PSEL_DIN_CONNECT_Connected (0UL)
- #define PDM_PSEL_DIN_CONNECT_Disconnected (1UL)
- #define PDM_PSEL_DIN_PIN_Pos (0UL)
- #define PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos)
- #define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL)
- #define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos)
- #define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL)
- #define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos)
- #define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos (0UL)
- #define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Msk (0x1UL << POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos)
- #define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Trigger (1UL)
- #define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos (0UL)
- #define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Msk (0x1UL << POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos)
- #define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Trigger (1UL)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos (0UL)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Msk (0x1UL << POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_NotGenerated (0UL)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Generated (1UL)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos (0UL)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Msk (0x1UL << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated (0UL)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Generated (1UL)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos (0UL)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Msk (0x1UL << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated (0UL)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Generated (1UL)
- #define POWER_INTENSET_SLEEPEXIT_Pos (6UL)
- #define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos)
- #define POWER_INTENSET_SLEEPEXIT_Disabled (0UL)
- #define POWER_INTENSET_SLEEPEXIT_Enabled (1UL)
- #define POWER_INTENSET_SLEEPEXIT_Set (1UL)
- #define POWER_INTENSET_SLEEPENTER_Pos (5UL)
- #define POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos)
- #define POWER_INTENSET_SLEEPENTER_Disabled (0UL)
- #define POWER_INTENSET_SLEEPENTER_Enabled (1UL)
- #define POWER_INTENSET_SLEEPENTER_Set (1UL)
- #define POWER_INTENSET_POFWARN_Pos (2UL)
- #define POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos)
- #define POWER_INTENSET_POFWARN_Disabled (0UL)
- #define POWER_INTENSET_POFWARN_Enabled (1UL)
- #define POWER_INTENSET_POFWARN_Set (1UL)
- #define POWER_INTENCLR_SLEEPEXIT_Pos (6UL)
- #define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos)
- #define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL)
- #define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL)
- #define POWER_INTENCLR_SLEEPEXIT_Clear (1UL)
- #define POWER_INTENCLR_SLEEPENTER_Pos (5UL)
- #define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos)
- #define POWER_INTENCLR_SLEEPENTER_Disabled (0UL)
- #define POWER_INTENCLR_SLEEPENTER_Enabled (1UL)
- #define POWER_INTENCLR_SLEEPENTER_Clear (1UL)
- #define POWER_INTENCLR_POFWARN_Pos (2UL)
- #define POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos)
- #define POWER_INTENCLR_POFWARN_Disabled (0UL)
- #define POWER_INTENCLR_POFWARN_Enabled (1UL)
- #define POWER_INTENCLR_POFWARN_Clear (1UL)
- #define POWER_RESETREAS_DIF_Pos (18UL)
- #define POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos)
- #define POWER_RESETREAS_DIF_NotDetected (0UL)
- #define POWER_RESETREAS_DIF_Detected (1UL)
- #define POWER_RESETREAS_OFF_Pos (16UL)
- #define POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos)
- #define POWER_RESETREAS_OFF_NotDetected (0UL)
- #define POWER_RESETREAS_OFF_Detected (1UL)
- #define POWER_RESETREAS_LOCKUP_Pos (3UL)
- #define POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos)
- #define POWER_RESETREAS_LOCKUP_NotDetected (0UL)
- #define POWER_RESETREAS_LOCKUP_Detected (1UL)
- #define POWER_RESETREAS_SREQ_Pos (2UL)
- #define POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos)
- #define POWER_RESETREAS_SREQ_NotDetected (0UL)
- #define POWER_RESETREAS_SREQ_Detected (1UL)
- #define POWER_RESETREAS_DOG_Pos (1UL)
- #define POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos)
- #define POWER_RESETREAS_DOG_NotDetected (0UL)
- #define POWER_RESETREAS_DOG_Detected (1UL)
- #define POWER_RESETREAS_RESETPIN_Pos (0UL)
- #define POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos)
- #define POWER_RESETREAS_RESETPIN_NotDetected (0UL)
- #define POWER_RESETREAS_RESETPIN_Detected (1UL)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL)
- #define POWER_POFCON_THRESHOLD_Pos (1UL)
- #define POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos)
- #define POWER_POFCON_THRESHOLD_V17 (4UL)
- #define POWER_POFCON_THRESHOLD_V18 (5UL)
- #define POWER_POFCON_THRESHOLD_V19 (6UL)
- #define POWER_POFCON_THRESHOLD_V20 (7UL)
- #define POWER_POFCON_THRESHOLD_V21 (8UL)
- #define POWER_POFCON_THRESHOLD_V22 (9UL)
- #define POWER_POFCON_THRESHOLD_V23 (10UL)
- #define POWER_POFCON_THRESHOLD_V24 (11UL)
- #define POWER_POFCON_THRESHOLD_V25 (12UL)
- #define POWER_POFCON_THRESHOLD_V26 (13UL)
- #define POWER_POFCON_THRESHOLD_V27 (14UL)
- #define POWER_POFCON_THRESHOLD_V28 (15UL)
- #define POWER_POFCON_POF_Pos (0UL)
- #define POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos)
- #define POWER_POFCON_POF_Disabled (0UL)
- #define POWER_POFCON_POF_Enabled (1UL)
- #define POWER_GPREGRET_GPREGRET_Pos (0UL)
- #define POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos)
- #define POWER_GPREGRET2_GPREGRET_Pos (0UL)
- #define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos)
- #define POWER_DCDCEN_DCDCEN_Pos (0UL)
- #define POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos)
- #define POWER_DCDCEN_DCDCEN_Disabled (0UL)
- #define POWER_DCDCEN_DCDCEN_Enabled (1UL)
- #define POWER_RAM_POWER_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos)
- #define POWER_RAM_POWER_S1RETENTION_Off (0UL)
- #define POWER_RAM_POWER_S1RETENTION_On (1UL)
- #define POWER_RAM_POWER_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos)
- #define POWER_RAM_POWER_S0RETENTION_Off (0UL)
- #define POWER_RAM_POWER_S0RETENTION_On (1UL)
- #define POWER_RAM_POWER_S1POWER_Pos (1UL)
- #define POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos)
- #define POWER_RAM_POWER_S1POWER_Off (0UL)
- #define POWER_RAM_POWER_S1POWER_On (1UL)
- #define POWER_RAM_POWER_S0POWER_Pos (0UL)
- #define POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos)
- #define POWER_RAM_POWER_S0POWER_Off (0UL)
- #define POWER_RAM_POWER_S0POWER_On (1UL)
- #define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos)
- #define POWER_RAM_POWERSET_S1RETENTION_On (1UL)
- #define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos)
- #define POWER_RAM_POWERSET_S0RETENTION_On (1UL)
- #define POWER_RAM_POWERSET_S1POWER_Pos (1UL)
- #define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos)
- #define POWER_RAM_POWERSET_S1POWER_On (1UL)
- #define POWER_RAM_POWERSET_S0POWER_Pos (0UL)
- #define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos)
- #define POWER_RAM_POWERSET_S0POWER_On (1UL)
- #define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos)
- #define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL)
- #define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos)
- #define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL)
- #define POWER_RAM_POWERCLR_S1POWER_Pos (1UL)
- #define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos)
- #define POWER_RAM_POWERCLR_S1POWER_Off (1UL)
- #define POWER_RAM_POWERCLR_S0POWER_Pos (0UL)
- #define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos)
- #define POWER_RAM_POWERCLR_S0POWER_Off (1UL)
- #define PPI_TASKS_CHG_EN_EN_Pos (0UL)
- #define PPI_TASKS_CHG_EN_EN_Msk (0x1UL << PPI_TASKS_CHG_EN_EN_Pos)
- #define PPI_TASKS_CHG_EN_EN_Trigger (1UL)
- #define PPI_TASKS_CHG_DIS_DIS_Pos (0UL)
- #define PPI_TASKS_CHG_DIS_DIS_Msk (0x1UL << PPI_TASKS_CHG_DIS_DIS_Pos)
- #define PPI_TASKS_CHG_DIS_DIS_Trigger (1UL)
- #define PPI_CHEN_CH31_Pos (31UL)
- #define PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos)
- #define PPI_CHEN_CH31_Disabled (0UL)
- #define PPI_CHEN_CH31_Enabled (1UL)
- #define PPI_CHEN_CH30_Pos (30UL)
- #define PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos)
- #define PPI_CHEN_CH30_Disabled (0UL)
- #define PPI_CHEN_CH30_Enabled (1UL)
- #define PPI_CHEN_CH29_Pos (29UL)
- #define PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos)
- #define PPI_CHEN_CH29_Disabled (0UL)
- #define PPI_CHEN_CH29_Enabled (1UL)
- #define PPI_CHEN_CH28_Pos (28UL)
- #define PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos)
- #define PPI_CHEN_CH28_Disabled (0UL)
- #define PPI_CHEN_CH28_Enabled (1UL)
- #define PPI_CHEN_CH27_Pos (27UL)
- #define PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos)
- #define PPI_CHEN_CH27_Disabled (0UL)
- #define PPI_CHEN_CH27_Enabled (1UL)
- #define PPI_CHEN_CH26_Pos (26UL)
- #define PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos)
- #define PPI_CHEN_CH26_Disabled (0UL)
- #define PPI_CHEN_CH26_Enabled (1UL)
- #define PPI_CHEN_CH25_Pos (25UL)
- #define PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos)
- #define PPI_CHEN_CH25_Disabled (0UL)
- #define PPI_CHEN_CH25_Enabled (1UL)
- #define PPI_CHEN_CH24_Pos (24UL)
- #define PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos)
- #define PPI_CHEN_CH24_Disabled (0UL)
- #define PPI_CHEN_CH24_Enabled (1UL)
- #define PPI_CHEN_CH23_Pos (23UL)
- #define PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos)
- #define PPI_CHEN_CH23_Disabled (0UL)
- #define PPI_CHEN_CH23_Enabled (1UL)
- #define PPI_CHEN_CH22_Pos (22UL)
- #define PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos)
- #define PPI_CHEN_CH22_Disabled (0UL)
- #define PPI_CHEN_CH22_Enabled (1UL)
- #define PPI_CHEN_CH21_Pos (21UL)
- #define PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos)
- #define PPI_CHEN_CH21_Disabled (0UL)
- #define PPI_CHEN_CH21_Enabled (1UL)
- #define PPI_CHEN_CH20_Pos (20UL)
- #define PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos)
- #define PPI_CHEN_CH20_Disabled (0UL)
- #define PPI_CHEN_CH20_Enabled (1UL)
- #define PPI_CHEN_CH19_Pos (19UL)
- #define PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos)
- #define PPI_CHEN_CH19_Disabled (0UL)
- #define PPI_CHEN_CH19_Enabled (1UL)
- #define PPI_CHEN_CH18_Pos (18UL)
- #define PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos)
- #define PPI_CHEN_CH18_Disabled (0UL)
- #define PPI_CHEN_CH18_Enabled (1UL)
- #define PPI_CHEN_CH17_Pos (17UL)
- #define PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos)
- #define PPI_CHEN_CH17_Disabled (0UL)
- #define PPI_CHEN_CH17_Enabled (1UL)
- #define PPI_CHEN_CH16_Pos (16UL)
- #define PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos)
- #define PPI_CHEN_CH16_Disabled (0UL)
- #define PPI_CHEN_CH16_Enabled (1UL)
- #define PPI_CHEN_CH15_Pos (15UL)
- #define PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos)
- #define PPI_CHEN_CH15_Disabled (0UL)
- #define PPI_CHEN_CH15_Enabled (1UL)
- #define PPI_CHEN_CH14_Pos (14UL)
- #define PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos)
- #define PPI_CHEN_CH14_Disabled (0UL)
- #define PPI_CHEN_CH14_Enabled (1UL)
- #define PPI_CHEN_CH13_Pos (13UL)
- #define PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos)
- #define PPI_CHEN_CH13_Disabled (0UL)
- #define PPI_CHEN_CH13_Enabled (1UL)
- #define PPI_CHEN_CH12_Pos (12UL)
- #define PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos)
- #define PPI_CHEN_CH12_Disabled (0UL)
- #define PPI_CHEN_CH12_Enabled (1UL)
- #define PPI_CHEN_CH11_Pos (11UL)
- #define PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos)
- #define PPI_CHEN_CH11_Disabled (0UL)
- #define PPI_CHEN_CH11_Enabled (1UL)
- #define PPI_CHEN_CH10_Pos (10UL)
- #define PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos)
- #define PPI_CHEN_CH10_Disabled (0UL)
- #define PPI_CHEN_CH10_Enabled (1UL)
- #define PPI_CHEN_CH9_Pos (9UL)
- #define PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos)
- #define PPI_CHEN_CH9_Disabled (0UL)
- #define PPI_CHEN_CH9_Enabled (1UL)
- #define PPI_CHEN_CH8_Pos (8UL)
- #define PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos)
- #define PPI_CHEN_CH8_Disabled (0UL)
- #define PPI_CHEN_CH8_Enabled (1UL)
- #define PPI_CHEN_CH7_Pos (7UL)
- #define PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos)
- #define PPI_CHEN_CH7_Disabled (0UL)
- #define PPI_CHEN_CH7_Enabled (1UL)
- #define PPI_CHEN_CH6_Pos (6UL)
- #define PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos)
- #define PPI_CHEN_CH6_Disabled (0UL)
- #define PPI_CHEN_CH6_Enabled (1UL)
- #define PPI_CHEN_CH5_Pos (5UL)
- #define PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos)
- #define PPI_CHEN_CH5_Disabled (0UL)
- #define PPI_CHEN_CH5_Enabled (1UL)
- #define PPI_CHEN_CH4_Pos (4UL)
- #define PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos)
- #define PPI_CHEN_CH4_Disabled (0UL)
- #define PPI_CHEN_CH4_Enabled (1UL)
- #define PPI_CHEN_CH3_Pos (3UL)
- #define PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos)
- #define PPI_CHEN_CH3_Disabled (0UL)
- #define PPI_CHEN_CH3_Enabled (1UL)
- #define PPI_CHEN_CH2_Pos (2UL)
- #define PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos)
- #define PPI_CHEN_CH2_Disabled (0UL)
- #define PPI_CHEN_CH2_Enabled (1UL)
- #define PPI_CHEN_CH1_Pos (1UL)
- #define PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos)
- #define PPI_CHEN_CH1_Disabled (0UL)
- #define PPI_CHEN_CH1_Enabled (1UL)
- #define PPI_CHEN_CH0_Pos (0UL)
- #define PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos)
- #define PPI_CHEN_CH0_Disabled (0UL)
- #define PPI_CHEN_CH0_Enabled (1UL)
- #define PPI_CHENSET_CH31_Pos (31UL)
- #define PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos)
- #define PPI_CHENSET_CH31_Disabled (0UL)
- #define PPI_CHENSET_CH31_Enabled (1UL)
- #define PPI_CHENSET_CH31_Set (1UL)
- #define PPI_CHENSET_CH30_Pos (30UL)
- #define PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos)
- #define PPI_CHENSET_CH30_Disabled (0UL)
- #define PPI_CHENSET_CH30_Enabled (1UL)
- #define PPI_CHENSET_CH30_Set (1UL)
- #define PPI_CHENSET_CH29_Pos (29UL)
- #define PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos)
- #define PPI_CHENSET_CH29_Disabled (0UL)
- #define PPI_CHENSET_CH29_Enabled (1UL)
- #define PPI_CHENSET_CH29_Set (1UL)
- #define PPI_CHENSET_CH28_Pos (28UL)
- #define PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos)
- #define PPI_CHENSET_CH28_Disabled (0UL)
- #define PPI_CHENSET_CH28_Enabled (1UL)
- #define PPI_CHENSET_CH28_Set (1UL)
- #define PPI_CHENSET_CH27_Pos (27UL)
- #define PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos)
- #define PPI_CHENSET_CH27_Disabled (0UL)
- #define PPI_CHENSET_CH27_Enabled (1UL)
- #define PPI_CHENSET_CH27_Set (1UL)
- #define PPI_CHENSET_CH26_Pos (26UL)
- #define PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos)
- #define PPI_CHENSET_CH26_Disabled (0UL)
- #define PPI_CHENSET_CH26_Enabled (1UL)
- #define PPI_CHENSET_CH26_Set (1UL)
- #define PPI_CHENSET_CH25_Pos (25UL)
- #define PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos)
- #define PPI_CHENSET_CH25_Disabled (0UL)
- #define PPI_CHENSET_CH25_Enabled (1UL)
- #define PPI_CHENSET_CH25_Set (1UL)
- #define PPI_CHENSET_CH24_Pos (24UL)
- #define PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos)
- #define PPI_CHENSET_CH24_Disabled (0UL)
- #define PPI_CHENSET_CH24_Enabled (1UL)
- #define PPI_CHENSET_CH24_Set (1UL)
- #define PPI_CHENSET_CH23_Pos (23UL)
- #define PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos)
- #define PPI_CHENSET_CH23_Disabled (0UL)
- #define PPI_CHENSET_CH23_Enabled (1UL)
- #define PPI_CHENSET_CH23_Set (1UL)
- #define PPI_CHENSET_CH22_Pos (22UL)
- #define PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos)
- #define PPI_CHENSET_CH22_Disabled (0UL)
- #define PPI_CHENSET_CH22_Enabled (1UL)
- #define PPI_CHENSET_CH22_Set (1UL)
- #define PPI_CHENSET_CH21_Pos (21UL)
- #define PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos)
- #define PPI_CHENSET_CH21_Disabled (0UL)
- #define PPI_CHENSET_CH21_Enabled (1UL)
- #define PPI_CHENSET_CH21_Set (1UL)
- #define PPI_CHENSET_CH20_Pos (20UL)
- #define PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos)
- #define PPI_CHENSET_CH20_Disabled (0UL)
- #define PPI_CHENSET_CH20_Enabled (1UL)
- #define PPI_CHENSET_CH20_Set (1UL)
- #define PPI_CHENSET_CH19_Pos (19UL)
- #define PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos)
- #define PPI_CHENSET_CH19_Disabled (0UL)
- #define PPI_CHENSET_CH19_Enabled (1UL)
- #define PPI_CHENSET_CH19_Set (1UL)
- #define PPI_CHENSET_CH18_Pos (18UL)
- #define PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos)
- #define PPI_CHENSET_CH18_Disabled (0UL)
- #define PPI_CHENSET_CH18_Enabled (1UL)
- #define PPI_CHENSET_CH18_Set (1UL)
- #define PPI_CHENSET_CH17_Pos (17UL)
- #define PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos)
- #define PPI_CHENSET_CH17_Disabled (0UL)
- #define PPI_CHENSET_CH17_Enabled (1UL)
- #define PPI_CHENSET_CH17_Set (1UL)
- #define PPI_CHENSET_CH16_Pos (16UL)
- #define PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos)
- #define PPI_CHENSET_CH16_Disabled (0UL)
- #define PPI_CHENSET_CH16_Enabled (1UL)
- #define PPI_CHENSET_CH16_Set (1UL)
- #define PPI_CHENSET_CH15_Pos (15UL)
- #define PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos)
- #define PPI_CHENSET_CH15_Disabled (0UL)
- #define PPI_CHENSET_CH15_Enabled (1UL)
- #define PPI_CHENSET_CH15_Set (1UL)
- #define PPI_CHENSET_CH14_Pos (14UL)
- #define PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos)
- #define PPI_CHENSET_CH14_Disabled (0UL)
- #define PPI_CHENSET_CH14_Enabled (1UL)
- #define PPI_CHENSET_CH14_Set (1UL)
- #define PPI_CHENSET_CH13_Pos (13UL)
- #define PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos)
- #define PPI_CHENSET_CH13_Disabled (0UL)
- #define PPI_CHENSET_CH13_Enabled (1UL)
- #define PPI_CHENSET_CH13_Set (1UL)
- #define PPI_CHENSET_CH12_Pos (12UL)
- #define PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos)
- #define PPI_CHENSET_CH12_Disabled (0UL)
- #define PPI_CHENSET_CH12_Enabled (1UL)
- #define PPI_CHENSET_CH12_Set (1UL)
- #define PPI_CHENSET_CH11_Pos (11UL)
- #define PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos)
- #define PPI_CHENSET_CH11_Disabled (0UL)
- #define PPI_CHENSET_CH11_Enabled (1UL)
- #define PPI_CHENSET_CH11_Set (1UL)
- #define PPI_CHENSET_CH10_Pos (10UL)
- #define PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos)
- #define PPI_CHENSET_CH10_Disabled (0UL)
- #define PPI_CHENSET_CH10_Enabled (1UL)
- #define PPI_CHENSET_CH10_Set (1UL)
- #define PPI_CHENSET_CH9_Pos (9UL)
- #define PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos)
- #define PPI_CHENSET_CH9_Disabled (0UL)
- #define PPI_CHENSET_CH9_Enabled (1UL)
- #define PPI_CHENSET_CH9_Set (1UL)
- #define PPI_CHENSET_CH8_Pos (8UL)
- #define PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos)
- #define PPI_CHENSET_CH8_Disabled (0UL)
- #define PPI_CHENSET_CH8_Enabled (1UL)
- #define PPI_CHENSET_CH8_Set (1UL)
- #define PPI_CHENSET_CH7_Pos (7UL)
- #define PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos)
- #define PPI_CHENSET_CH7_Disabled (0UL)
- #define PPI_CHENSET_CH7_Enabled (1UL)
- #define PPI_CHENSET_CH7_Set (1UL)
- #define PPI_CHENSET_CH6_Pos (6UL)
- #define PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos)
- #define PPI_CHENSET_CH6_Disabled (0UL)
- #define PPI_CHENSET_CH6_Enabled (1UL)
- #define PPI_CHENSET_CH6_Set (1UL)
- #define PPI_CHENSET_CH5_Pos (5UL)
- #define PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos)
- #define PPI_CHENSET_CH5_Disabled (0UL)
- #define PPI_CHENSET_CH5_Enabled (1UL)
- #define PPI_CHENSET_CH5_Set (1UL)
- #define PPI_CHENSET_CH4_Pos (4UL)
- #define PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos)
- #define PPI_CHENSET_CH4_Disabled (0UL)
- #define PPI_CHENSET_CH4_Enabled (1UL)
- #define PPI_CHENSET_CH4_Set (1UL)
- #define PPI_CHENSET_CH3_Pos (3UL)
- #define PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos)
- #define PPI_CHENSET_CH3_Disabled (0UL)
- #define PPI_CHENSET_CH3_Enabled (1UL)
- #define PPI_CHENSET_CH3_Set (1UL)
- #define PPI_CHENSET_CH2_Pos (2UL)
- #define PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos)
- #define PPI_CHENSET_CH2_Disabled (0UL)
- #define PPI_CHENSET_CH2_Enabled (1UL)
- #define PPI_CHENSET_CH2_Set (1UL)
- #define PPI_CHENSET_CH1_Pos (1UL)
- #define PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos)
- #define PPI_CHENSET_CH1_Disabled (0UL)
- #define PPI_CHENSET_CH1_Enabled (1UL)
- #define PPI_CHENSET_CH1_Set (1UL)
- #define PPI_CHENSET_CH0_Pos (0UL)
- #define PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos)
- #define PPI_CHENSET_CH0_Disabled (0UL)
- #define PPI_CHENSET_CH0_Enabled (1UL)
- #define PPI_CHENSET_CH0_Set (1UL)
- #define PPI_CHENCLR_CH31_Pos (31UL)
- #define PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos)
- #define PPI_CHENCLR_CH31_Disabled (0UL)
- #define PPI_CHENCLR_CH31_Enabled (1UL)
- #define PPI_CHENCLR_CH31_Clear (1UL)
- #define PPI_CHENCLR_CH30_Pos (30UL)
- #define PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos)
- #define PPI_CHENCLR_CH30_Disabled (0UL)
- #define PPI_CHENCLR_CH30_Enabled (1UL)
- #define PPI_CHENCLR_CH30_Clear (1UL)
- #define PPI_CHENCLR_CH29_Pos (29UL)
- #define PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos)
- #define PPI_CHENCLR_CH29_Disabled (0UL)
- #define PPI_CHENCLR_CH29_Enabled (1UL)
- #define PPI_CHENCLR_CH29_Clear (1UL)
- #define PPI_CHENCLR_CH28_Pos (28UL)
- #define PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos)
- #define PPI_CHENCLR_CH28_Disabled (0UL)
- #define PPI_CHENCLR_CH28_Enabled (1UL)
- #define PPI_CHENCLR_CH28_Clear (1UL)
- #define PPI_CHENCLR_CH27_Pos (27UL)
- #define PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos)
- #define PPI_CHENCLR_CH27_Disabled (0UL)
- #define PPI_CHENCLR_CH27_Enabled (1UL)
- #define PPI_CHENCLR_CH27_Clear (1UL)
- #define PPI_CHENCLR_CH26_Pos (26UL)
- #define PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos)
- #define PPI_CHENCLR_CH26_Disabled (0UL)
- #define PPI_CHENCLR_CH26_Enabled (1UL)
- #define PPI_CHENCLR_CH26_Clear (1UL)
- #define PPI_CHENCLR_CH25_Pos (25UL)
- #define PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos)
- #define PPI_CHENCLR_CH25_Disabled (0UL)
- #define PPI_CHENCLR_CH25_Enabled (1UL)
- #define PPI_CHENCLR_CH25_Clear (1UL)
- #define PPI_CHENCLR_CH24_Pos (24UL)
- #define PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos)
- #define PPI_CHENCLR_CH24_Disabled (0UL)
- #define PPI_CHENCLR_CH24_Enabled (1UL)
- #define PPI_CHENCLR_CH24_Clear (1UL)
- #define PPI_CHENCLR_CH23_Pos (23UL)
- #define PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos)
- #define PPI_CHENCLR_CH23_Disabled (0UL)
- #define PPI_CHENCLR_CH23_Enabled (1UL)
- #define PPI_CHENCLR_CH23_Clear (1UL)
- #define PPI_CHENCLR_CH22_Pos (22UL)
- #define PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos)
- #define PPI_CHENCLR_CH22_Disabled (0UL)
- #define PPI_CHENCLR_CH22_Enabled (1UL)
- #define PPI_CHENCLR_CH22_Clear (1UL)
- #define PPI_CHENCLR_CH21_Pos (21UL)
- #define PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos)
- #define PPI_CHENCLR_CH21_Disabled (0UL)
- #define PPI_CHENCLR_CH21_Enabled (1UL)
- #define PPI_CHENCLR_CH21_Clear (1UL)
- #define PPI_CHENCLR_CH20_Pos (20UL)
- #define PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos)
- #define PPI_CHENCLR_CH20_Disabled (0UL)
- #define PPI_CHENCLR_CH20_Enabled (1UL)
- #define PPI_CHENCLR_CH20_Clear (1UL)
- #define PPI_CHENCLR_CH19_Pos (19UL)
- #define PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos)
- #define PPI_CHENCLR_CH19_Disabled (0UL)
- #define PPI_CHENCLR_CH19_Enabled (1UL)
- #define PPI_CHENCLR_CH19_Clear (1UL)
- #define PPI_CHENCLR_CH18_Pos (18UL)
- #define PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos)
- #define PPI_CHENCLR_CH18_Disabled (0UL)
- #define PPI_CHENCLR_CH18_Enabled (1UL)
- #define PPI_CHENCLR_CH18_Clear (1UL)
- #define PPI_CHENCLR_CH17_Pos (17UL)
- #define PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos)
- #define PPI_CHENCLR_CH17_Disabled (0UL)
- #define PPI_CHENCLR_CH17_Enabled (1UL)
- #define PPI_CHENCLR_CH17_Clear (1UL)
- #define PPI_CHENCLR_CH16_Pos (16UL)
- #define PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos)
- #define PPI_CHENCLR_CH16_Disabled (0UL)
- #define PPI_CHENCLR_CH16_Enabled (1UL)
- #define PPI_CHENCLR_CH16_Clear (1UL)
- #define PPI_CHENCLR_CH15_Pos (15UL)
- #define PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos)
- #define PPI_CHENCLR_CH15_Disabled (0UL)
- #define PPI_CHENCLR_CH15_Enabled (1UL)
- #define PPI_CHENCLR_CH15_Clear (1UL)
- #define PPI_CHENCLR_CH14_Pos (14UL)
- #define PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos)
- #define PPI_CHENCLR_CH14_Disabled (0UL)
- #define PPI_CHENCLR_CH14_Enabled (1UL)
- #define PPI_CHENCLR_CH14_Clear (1UL)
- #define PPI_CHENCLR_CH13_Pos (13UL)
- #define PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos)
- #define PPI_CHENCLR_CH13_Disabled (0UL)
- #define PPI_CHENCLR_CH13_Enabled (1UL)
- #define PPI_CHENCLR_CH13_Clear (1UL)
- #define PPI_CHENCLR_CH12_Pos (12UL)
- #define PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos)
- #define PPI_CHENCLR_CH12_Disabled (0UL)
- #define PPI_CHENCLR_CH12_Enabled (1UL)
- #define PPI_CHENCLR_CH12_Clear (1UL)
- #define PPI_CHENCLR_CH11_Pos (11UL)
- #define PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos)
- #define PPI_CHENCLR_CH11_Disabled (0UL)
- #define PPI_CHENCLR_CH11_Enabled (1UL)
- #define PPI_CHENCLR_CH11_Clear (1UL)
- #define PPI_CHENCLR_CH10_Pos (10UL)
- #define PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos)
- #define PPI_CHENCLR_CH10_Disabled (0UL)
- #define PPI_CHENCLR_CH10_Enabled (1UL)
- #define PPI_CHENCLR_CH10_Clear (1UL)
- #define PPI_CHENCLR_CH9_Pos (9UL)
- #define PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos)
- #define PPI_CHENCLR_CH9_Disabled (0UL)
- #define PPI_CHENCLR_CH9_Enabled (1UL)
- #define PPI_CHENCLR_CH9_Clear (1UL)
- #define PPI_CHENCLR_CH8_Pos (8UL)
- #define PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos)
- #define PPI_CHENCLR_CH8_Disabled (0UL)
- #define PPI_CHENCLR_CH8_Enabled (1UL)
- #define PPI_CHENCLR_CH8_Clear (1UL)
- #define PPI_CHENCLR_CH7_Pos (7UL)
- #define PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos)
- #define PPI_CHENCLR_CH7_Disabled (0UL)
- #define PPI_CHENCLR_CH7_Enabled (1UL)
- #define PPI_CHENCLR_CH7_Clear (1UL)
- #define PPI_CHENCLR_CH6_Pos (6UL)
- #define PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos)
- #define PPI_CHENCLR_CH6_Disabled (0UL)
- #define PPI_CHENCLR_CH6_Enabled (1UL)
- #define PPI_CHENCLR_CH6_Clear (1UL)
- #define PPI_CHENCLR_CH5_Pos (5UL)
- #define PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos)
- #define PPI_CHENCLR_CH5_Disabled (0UL)
- #define PPI_CHENCLR_CH5_Enabled (1UL)
- #define PPI_CHENCLR_CH5_Clear (1UL)
- #define PPI_CHENCLR_CH4_Pos (4UL)
- #define PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos)
- #define PPI_CHENCLR_CH4_Disabled (0UL)
- #define PPI_CHENCLR_CH4_Enabled (1UL)
- #define PPI_CHENCLR_CH4_Clear (1UL)
- #define PPI_CHENCLR_CH3_Pos (3UL)
- #define PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos)
- #define PPI_CHENCLR_CH3_Disabled (0UL)
- #define PPI_CHENCLR_CH3_Enabled (1UL)
- #define PPI_CHENCLR_CH3_Clear (1UL)
- #define PPI_CHENCLR_CH2_Pos (2UL)
- #define PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos)
- #define PPI_CHENCLR_CH2_Disabled (0UL)
- #define PPI_CHENCLR_CH2_Enabled (1UL)
- #define PPI_CHENCLR_CH2_Clear (1UL)
- #define PPI_CHENCLR_CH1_Pos (1UL)
- #define PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos)
- #define PPI_CHENCLR_CH1_Disabled (0UL)
- #define PPI_CHENCLR_CH1_Enabled (1UL)
- #define PPI_CHENCLR_CH1_Clear (1UL)
- #define PPI_CHENCLR_CH0_Pos (0UL)
- #define PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos)
- #define PPI_CHENCLR_CH0_Disabled (0UL)
- #define PPI_CHENCLR_CH0_Enabled (1UL)
- #define PPI_CHENCLR_CH0_Clear (1UL)
- #define PPI_CH_EEP_EEP_Pos (0UL)
- #define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos)
- #define PPI_CH_TEP_TEP_Pos (0UL)
- #define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos)
- #define PPI_CHG_CH31_Pos (31UL)
- #define PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos)
- #define PPI_CHG_CH31_Excluded (0UL)
- #define PPI_CHG_CH31_Included (1UL)
- #define PPI_CHG_CH30_Pos (30UL)
- #define PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos)
- #define PPI_CHG_CH30_Excluded (0UL)
- #define PPI_CHG_CH30_Included (1UL)
- #define PPI_CHG_CH29_Pos (29UL)
- #define PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos)
- #define PPI_CHG_CH29_Excluded (0UL)
- #define PPI_CHG_CH29_Included (1UL)
- #define PPI_CHG_CH28_Pos (28UL)
- #define PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos)
- #define PPI_CHG_CH28_Excluded (0UL)
- #define PPI_CHG_CH28_Included (1UL)
- #define PPI_CHG_CH27_Pos (27UL)
- #define PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos)
- #define PPI_CHG_CH27_Excluded (0UL)
- #define PPI_CHG_CH27_Included (1UL)
- #define PPI_CHG_CH26_Pos (26UL)
- #define PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos)
- #define PPI_CHG_CH26_Excluded (0UL)
- #define PPI_CHG_CH26_Included (1UL)
- #define PPI_CHG_CH25_Pos (25UL)
- #define PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos)
- #define PPI_CHG_CH25_Excluded (0UL)
- #define PPI_CHG_CH25_Included (1UL)
- #define PPI_CHG_CH24_Pos (24UL)
- #define PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos)
- #define PPI_CHG_CH24_Excluded (0UL)
- #define PPI_CHG_CH24_Included (1UL)
- #define PPI_CHG_CH23_Pos (23UL)
- #define PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos)
- #define PPI_CHG_CH23_Excluded (0UL)
- #define PPI_CHG_CH23_Included (1UL)
- #define PPI_CHG_CH22_Pos (22UL)
- #define PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos)
- #define PPI_CHG_CH22_Excluded (0UL)
- #define PPI_CHG_CH22_Included (1UL)
- #define PPI_CHG_CH21_Pos (21UL)
- #define PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos)
- #define PPI_CHG_CH21_Excluded (0UL)
- #define PPI_CHG_CH21_Included (1UL)
- #define PPI_CHG_CH20_Pos (20UL)
- #define PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos)
- #define PPI_CHG_CH20_Excluded (0UL)
- #define PPI_CHG_CH20_Included (1UL)
- #define PPI_CHG_CH19_Pos (19UL)
- #define PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos)
- #define PPI_CHG_CH19_Excluded (0UL)
- #define PPI_CHG_CH19_Included (1UL)
- #define PPI_CHG_CH18_Pos (18UL)
- #define PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos)
- #define PPI_CHG_CH18_Excluded (0UL)
- #define PPI_CHG_CH18_Included (1UL)
- #define PPI_CHG_CH17_Pos (17UL)
- #define PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos)
- #define PPI_CHG_CH17_Excluded (0UL)
- #define PPI_CHG_CH17_Included (1UL)
- #define PPI_CHG_CH16_Pos (16UL)
- #define PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos)
- #define PPI_CHG_CH16_Excluded (0UL)
- #define PPI_CHG_CH16_Included (1UL)
- #define PPI_CHG_CH15_Pos (15UL)
- #define PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos)
- #define PPI_CHG_CH15_Excluded (0UL)
- #define PPI_CHG_CH15_Included (1UL)
- #define PPI_CHG_CH14_Pos (14UL)
- #define PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos)
- #define PPI_CHG_CH14_Excluded (0UL)
- #define PPI_CHG_CH14_Included (1UL)
- #define PPI_CHG_CH13_Pos (13UL)
- #define PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos)
- #define PPI_CHG_CH13_Excluded (0UL)
- #define PPI_CHG_CH13_Included (1UL)
- #define PPI_CHG_CH12_Pos (12UL)
- #define PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos)
- #define PPI_CHG_CH12_Excluded (0UL)
- #define PPI_CHG_CH12_Included (1UL)
- #define PPI_CHG_CH11_Pos (11UL)
- #define PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos)
- #define PPI_CHG_CH11_Excluded (0UL)
- #define PPI_CHG_CH11_Included (1UL)
- #define PPI_CHG_CH10_Pos (10UL)
- #define PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos)
- #define PPI_CHG_CH10_Excluded (0UL)
- #define PPI_CHG_CH10_Included (1UL)
- #define PPI_CHG_CH9_Pos (9UL)
- #define PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos)
- #define PPI_CHG_CH9_Excluded (0UL)
- #define PPI_CHG_CH9_Included (1UL)
- #define PPI_CHG_CH8_Pos (8UL)
- #define PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos)
- #define PPI_CHG_CH8_Excluded (0UL)
- #define PPI_CHG_CH8_Included (1UL)
- #define PPI_CHG_CH7_Pos (7UL)
- #define PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos)
- #define PPI_CHG_CH7_Excluded (0UL)
- #define PPI_CHG_CH7_Included (1UL)
- #define PPI_CHG_CH6_Pos (6UL)
- #define PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos)
- #define PPI_CHG_CH6_Excluded (0UL)
- #define PPI_CHG_CH6_Included (1UL)
- #define PPI_CHG_CH5_Pos (5UL)
- #define PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos)
- #define PPI_CHG_CH5_Excluded (0UL)
- #define PPI_CHG_CH5_Included (1UL)
- #define PPI_CHG_CH4_Pos (4UL)
- #define PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos)
- #define PPI_CHG_CH4_Excluded (0UL)
- #define PPI_CHG_CH4_Included (1UL)
- #define PPI_CHG_CH3_Pos (3UL)
- #define PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos)
- #define PPI_CHG_CH3_Excluded (0UL)
- #define PPI_CHG_CH3_Included (1UL)
- #define PPI_CHG_CH2_Pos (2UL)
- #define PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos)
- #define PPI_CHG_CH2_Excluded (0UL)
- #define PPI_CHG_CH2_Included (1UL)
- #define PPI_CHG_CH1_Pos (1UL)
- #define PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos)
- #define PPI_CHG_CH1_Excluded (0UL)
- #define PPI_CHG_CH1_Included (1UL)
- #define PPI_CHG_CH0_Pos (0UL)
- #define PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos)
- #define PPI_CHG_CH0_Excluded (0UL)
- #define PPI_CHG_CH0_Included (1UL)
- #define PPI_FORK_TEP_TEP_Pos (0UL)
- #define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos)
- #define PWM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define PWM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << PWM_TASKS_STOP_TASKS_STOP_Pos)
- #define PWM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos (0UL)
- #define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Msk (0x1UL << PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos)
- #define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Trigger (1UL)
- #define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos (0UL)
- #define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Msk (0x1UL << PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos)
- #define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Trigger (1UL)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos (0UL)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Msk (0x1UL << PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_NotGenerated (0UL)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Generated (1UL)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos (0UL)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Msk (0x1UL << PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_NotGenerated (0UL)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Generated (1UL)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos (0UL)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Msk (0x1UL << PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_NotGenerated (0UL)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Generated (1UL)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos (0UL)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Msk (0x1UL << PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_NotGenerated (0UL)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Generated (1UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos)
- #define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL)
- #define PWM_SHORTS_SEQEND1_STOP_Pos (1UL)
- #define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos)
- #define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL)
- #define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL)
- #define PWM_SHORTS_SEQEND0_STOP_Pos (0UL)
- #define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos)
- #define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL)
- #define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL)
- #define PWM_INTEN_LOOPSDONE_Pos (7UL)
- #define PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos)
- #define PWM_INTEN_LOOPSDONE_Disabled (0UL)
- #define PWM_INTEN_LOOPSDONE_Enabled (1UL)
- #define PWM_INTEN_PWMPERIODEND_Pos (6UL)
- #define PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos)
- #define PWM_INTEN_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTEN_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTEN_SEQEND1_Pos (5UL)
- #define PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos)
- #define PWM_INTEN_SEQEND1_Disabled (0UL)
- #define PWM_INTEN_SEQEND1_Enabled (1UL)
- #define PWM_INTEN_SEQEND0_Pos (4UL)
- #define PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos)
- #define PWM_INTEN_SEQEND0_Disabled (0UL)
- #define PWM_INTEN_SEQEND0_Enabled (1UL)
- #define PWM_INTEN_SEQSTARTED1_Pos (3UL)
- #define PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos)
- #define PWM_INTEN_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTEN_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTEN_SEQSTARTED0_Pos (2UL)
- #define PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos)
- #define PWM_INTEN_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTEN_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTEN_STOPPED_Pos (1UL)
- #define PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos)
- #define PWM_INTEN_STOPPED_Disabled (0UL)
- #define PWM_INTEN_STOPPED_Enabled (1UL)
- #define PWM_INTENSET_LOOPSDONE_Pos (7UL)
- #define PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos)
- #define PWM_INTENSET_LOOPSDONE_Disabled (0UL)
- #define PWM_INTENSET_LOOPSDONE_Enabled (1UL)
- #define PWM_INTENSET_LOOPSDONE_Set (1UL)
- #define PWM_INTENSET_PWMPERIODEND_Pos (6UL)
- #define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos)
- #define PWM_INTENSET_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTENSET_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTENSET_PWMPERIODEND_Set (1UL)
- #define PWM_INTENSET_SEQEND1_Pos (5UL)
- #define PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos)
- #define PWM_INTENSET_SEQEND1_Disabled (0UL)
- #define PWM_INTENSET_SEQEND1_Enabled (1UL)
- #define PWM_INTENSET_SEQEND1_Set (1UL)
- #define PWM_INTENSET_SEQEND0_Pos (4UL)
- #define PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos)
- #define PWM_INTENSET_SEQEND0_Disabled (0UL)
- #define PWM_INTENSET_SEQEND0_Enabled (1UL)
- #define PWM_INTENSET_SEQEND0_Set (1UL)
- #define PWM_INTENSET_SEQSTARTED1_Pos (3UL)
- #define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos)
- #define PWM_INTENSET_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTENSET_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTENSET_SEQSTARTED1_Set (1UL)
- #define PWM_INTENSET_SEQSTARTED0_Pos (2UL)
- #define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos)
- #define PWM_INTENSET_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTENSET_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTENSET_SEQSTARTED0_Set (1UL)
- #define PWM_INTENSET_STOPPED_Pos (1UL)
- #define PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos)
- #define PWM_INTENSET_STOPPED_Disabled (0UL)
- #define PWM_INTENSET_STOPPED_Enabled (1UL)
- #define PWM_INTENSET_STOPPED_Set (1UL)
- #define PWM_INTENCLR_LOOPSDONE_Pos (7UL)
- #define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos)
- #define PWM_INTENCLR_LOOPSDONE_Disabled (0UL)
- #define PWM_INTENCLR_LOOPSDONE_Enabled (1UL)
- #define PWM_INTENCLR_LOOPSDONE_Clear (1UL)
- #define PWM_INTENCLR_PWMPERIODEND_Pos (6UL)
- #define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos)
- #define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTENCLR_PWMPERIODEND_Clear (1UL)
- #define PWM_INTENCLR_SEQEND1_Pos (5UL)
- #define PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos)
- #define PWM_INTENCLR_SEQEND1_Disabled (0UL)
- #define PWM_INTENCLR_SEQEND1_Enabled (1UL)
- #define PWM_INTENCLR_SEQEND1_Clear (1UL)
- #define PWM_INTENCLR_SEQEND0_Pos (4UL)
- #define PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos)
- #define PWM_INTENCLR_SEQEND0_Disabled (0UL)
- #define PWM_INTENCLR_SEQEND0_Enabled (1UL)
- #define PWM_INTENCLR_SEQEND0_Clear (1UL)
- #define PWM_INTENCLR_SEQSTARTED1_Pos (3UL)
- #define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos)
- #define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTENCLR_SEQSTARTED1_Clear (1UL)
- #define PWM_INTENCLR_SEQSTARTED0_Pos (2UL)
- #define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos)
- #define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTENCLR_SEQSTARTED0_Clear (1UL)
- #define PWM_INTENCLR_STOPPED_Pos (1UL)
- #define PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos)
- #define PWM_INTENCLR_STOPPED_Disabled (0UL)
- #define PWM_INTENCLR_STOPPED_Enabled (1UL)
- #define PWM_INTENCLR_STOPPED_Clear (1UL)
- #define PWM_ENABLE_ENABLE_Pos (0UL)
- #define PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos)
- #define PWM_ENABLE_ENABLE_Disabled (0UL)
- #define PWM_ENABLE_ENABLE_Enabled (1UL)
- #define PWM_MODE_UPDOWN_Pos (0UL)
- #define PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos)
- #define PWM_MODE_UPDOWN_Up (0UL)
- #define PWM_MODE_UPDOWN_UpAndDown (1UL)
- #define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL)
- #define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos)
- #define PWM_PRESCALER_PRESCALER_Pos (0UL)
- #define PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos)
- #define PWM_PRESCALER_PRESCALER_DIV_1 (0UL)
- #define PWM_PRESCALER_PRESCALER_DIV_2 (1UL)
- #define PWM_PRESCALER_PRESCALER_DIV_4 (2UL)
- #define PWM_PRESCALER_PRESCALER_DIV_8 (3UL)
- #define PWM_PRESCALER_PRESCALER_DIV_16 (4UL)
- #define PWM_PRESCALER_PRESCALER_DIV_32 (5UL)
- #define PWM_PRESCALER_PRESCALER_DIV_64 (6UL)
- #define PWM_PRESCALER_PRESCALER_DIV_128 (7UL)
- #define PWM_DECODER_MODE_Pos (8UL)
- #define PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos)
- #define PWM_DECODER_MODE_RefreshCount (0UL)
- #define PWM_DECODER_MODE_NextStep (1UL)
- #define PWM_DECODER_LOAD_Pos (0UL)
- #define PWM_DECODER_LOAD_Msk (0x3UL << PWM_DECODER_LOAD_Pos)
- #define PWM_DECODER_LOAD_Common (0UL)
- #define PWM_DECODER_LOAD_Grouped (1UL)
- #define PWM_DECODER_LOAD_Individual (2UL)
- #define PWM_DECODER_LOAD_WaveForm (3UL)
- #define PWM_LOOP_CNT_Pos (0UL)
- #define PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos)
- #define PWM_LOOP_CNT_Disabled (0UL)
- #define PWM_SEQ_PTR_PTR_Pos (0UL)
- #define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos)
- #define PWM_SEQ_CNT_CNT_Pos (0UL)
- #define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos)
- #define PWM_SEQ_CNT_CNT_Disabled (0UL)
- #define PWM_SEQ_REFRESH_CNT_Pos (0UL)
- #define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos)
- #define PWM_SEQ_REFRESH_CNT_Continuous (0UL)
- #define PWM_SEQ_ENDDELAY_CNT_Pos (0UL)
- #define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos)
- #define PWM_PSEL_OUT_CONNECT_Pos (31UL)
- #define PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos)
- #define PWM_PSEL_OUT_CONNECT_Connected (0UL)
- #define PWM_PSEL_OUT_CONNECT_Disconnected (1UL)
- #define PWM_PSEL_OUT_PIN_Pos (0UL)
- #define PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos)
- #define QDEC_TASKS_START_TASKS_START_Pos (0UL)
- #define QDEC_TASKS_START_TASKS_START_Msk (0x1UL << QDEC_TASKS_START_TASKS_START_Pos)
- #define QDEC_TASKS_START_TASKS_START_Trigger (1UL)
- #define QDEC_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define QDEC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << QDEC_TASKS_STOP_TASKS_STOP_Pos)
- #define QDEC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos (0UL)
- #define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Msk (0x1UL << QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos)
- #define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Trigger (1UL)
- #define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos (0UL)
- #define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Msk (0x1UL << QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos)
- #define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Trigger (1UL)
- #define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos (0UL)
- #define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Msk (0x1UL << QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos)
- #define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Trigger (1UL)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos (0UL)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Msk (0x1UL << QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_NotGenerated (0UL)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Generated (1UL)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos (0UL)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Msk (0x1UL << QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_NotGenerated (0UL)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Generated (1UL)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos (0UL)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Msk (0x1UL << QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_NotGenerated (0UL)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Generated (1UL)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos (0UL)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Msk (0x1UL << QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_NotGenerated (0UL)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Generated (1UL)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos)
- #define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos)
- #define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL)
- #define QDEC_INTENSET_STOPPED_Pos (4UL)
- #define QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos)
- #define QDEC_INTENSET_STOPPED_Disabled (0UL)
- #define QDEC_INTENSET_STOPPED_Enabled (1UL)
- #define QDEC_INTENSET_STOPPED_Set (1UL)
- #define QDEC_INTENSET_DBLRDY_Pos (3UL)
- #define QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos)
- #define QDEC_INTENSET_DBLRDY_Disabled (0UL)
- #define QDEC_INTENSET_DBLRDY_Enabled (1UL)
- #define QDEC_INTENSET_DBLRDY_Set (1UL)
- #define QDEC_INTENSET_ACCOF_Pos (2UL)
- #define QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos)
- #define QDEC_INTENSET_ACCOF_Disabled (0UL)
- #define QDEC_INTENSET_ACCOF_Enabled (1UL)
- #define QDEC_INTENSET_ACCOF_Set (1UL)
- #define QDEC_INTENSET_REPORTRDY_Pos (1UL)
- #define QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos)
- #define QDEC_INTENSET_REPORTRDY_Disabled (0UL)
- #define QDEC_INTENSET_REPORTRDY_Enabled (1UL)
- #define QDEC_INTENSET_REPORTRDY_Set (1UL)
- #define QDEC_INTENSET_SAMPLERDY_Pos (0UL)
- #define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos)
- #define QDEC_INTENSET_SAMPLERDY_Disabled (0UL)
- #define QDEC_INTENSET_SAMPLERDY_Enabled (1UL)
- #define QDEC_INTENSET_SAMPLERDY_Set (1UL)
- #define QDEC_INTENCLR_STOPPED_Pos (4UL)
- #define QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos)
- #define QDEC_INTENCLR_STOPPED_Disabled (0UL)
- #define QDEC_INTENCLR_STOPPED_Enabled (1UL)
- #define QDEC_INTENCLR_STOPPED_Clear (1UL)
- #define QDEC_INTENCLR_DBLRDY_Pos (3UL)
- #define QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos)
- #define QDEC_INTENCLR_DBLRDY_Disabled (0UL)
- #define QDEC_INTENCLR_DBLRDY_Enabled (1UL)
- #define QDEC_INTENCLR_DBLRDY_Clear (1UL)
- #define QDEC_INTENCLR_ACCOF_Pos (2UL)
- #define QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos)
- #define QDEC_INTENCLR_ACCOF_Disabled (0UL)
- #define QDEC_INTENCLR_ACCOF_Enabled (1UL)
- #define QDEC_INTENCLR_ACCOF_Clear (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Pos (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos)
- #define QDEC_INTENCLR_REPORTRDY_Disabled (0UL)
- #define QDEC_INTENCLR_REPORTRDY_Enabled (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Clear (1UL)
- #define QDEC_INTENCLR_SAMPLERDY_Pos (0UL)
- #define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos)
- #define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL)
- #define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL)
- #define QDEC_INTENCLR_SAMPLERDY_Clear (1UL)
- #define QDEC_ENABLE_ENABLE_Pos (0UL)
- #define QDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos)
- #define QDEC_ENABLE_ENABLE_Disabled (0UL)
- #define QDEC_ENABLE_ENABLE_Enabled (1UL)
- #define QDEC_LEDPOL_LEDPOL_Pos (0UL)
- #define QDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos)
- #define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL)
- #define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos)
- #define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL)
- #define QDEC_SAMPLE_SAMPLE_Pos (0UL)
- #define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos)
- #define QDEC_REPORTPER_REPORTPER_Pos (0UL)
- #define QDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos)
- #define QDEC_REPORTPER_REPORTPER_10Smpl (0UL)
- #define QDEC_REPORTPER_REPORTPER_40Smpl (1UL)
- #define QDEC_REPORTPER_REPORTPER_80Smpl (2UL)
- #define QDEC_REPORTPER_REPORTPER_120Smpl (3UL)
- #define QDEC_REPORTPER_REPORTPER_160Smpl (4UL)
- #define QDEC_REPORTPER_REPORTPER_200Smpl (5UL)
- #define QDEC_REPORTPER_REPORTPER_240Smpl (6UL)
- #define QDEC_REPORTPER_REPORTPER_280Smpl (7UL)
- #define QDEC_REPORTPER_REPORTPER_1Smpl (8UL)
- #define QDEC_ACC_ACC_Pos (0UL)
- #define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos)
- #define QDEC_ACCREAD_ACCREAD_Pos (0UL)
- #define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos)
- #define QDEC_PSEL_LED_CONNECT_Pos (31UL)
- #define QDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos)
- #define QDEC_PSEL_LED_CONNECT_Connected (0UL)
- #define QDEC_PSEL_LED_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_LED_PIN_Pos (0UL)
- #define QDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos)
- #define QDEC_PSEL_A_CONNECT_Pos (31UL)
- #define QDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos)
- #define QDEC_PSEL_A_CONNECT_Connected (0UL)
- #define QDEC_PSEL_A_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_A_PIN_Pos (0UL)
- #define QDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos)
- #define QDEC_PSEL_B_CONNECT_Pos (31UL)
- #define QDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos)
- #define QDEC_PSEL_B_CONNECT_Connected (0UL)
- #define QDEC_PSEL_B_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_B_PIN_Pos (0UL)
- #define QDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos)
- #define QDEC_DBFEN_DBFEN_Pos (0UL)
- #define QDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos)
- #define QDEC_DBFEN_DBFEN_Disabled (0UL)
- #define QDEC_DBFEN_DBFEN_Enabled (1UL)
- #define QDEC_LEDPRE_LEDPRE_Pos (0UL)
- #define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos)
- #define QDEC_ACCDBL_ACCDBL_Pos (0UL)
- #define QDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos)
- #define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL)
- #define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos)
- #define RADIO_TASKS_TXEN_TASKS_TXEN_Pos (0UL)
- #define RADIO_TASKS_TXEN_TASKS_TXEN_Msk (0x1UL << RADIO_TASKS_TXEN_TASKS_TXEN_Pos)
- #define RADIO_TASKS_TXEN_TASKS_TXEN_Trigger (1UL)
- #define RADIO_TASKS_RXEN_TASKS_RXEN_Pos (0UL)
- #define RADIO_TASKS_RXEN_TASKS_RXEN_Msk (0x1UL << RADIO_TASKS_RXEN_TASKS_RXEN_Pos)
- #define RADIO_TASKS_RXEN_TASKS_RXEN_Trigger (1UL)
- #define RADIO_TASKS_START_TASKS_START_Pos (0UL)
- #define RADIO_TASKS_START_TASKS_START_Msk (0x1UL << RADIO_TASKS_START_TASKS_START_Pos)
- #define RADIO_TASKS_START_TASKS_START_Trigger (1UL)
- #define RADIO_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define RADIO_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RADIO_TASKS_STOP_TASKS_STOP_Pos)
- #define RADIO_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos (0UL)
- #define RADIO_TASKS_DISABLE_TASKS_DISABLE_Msk (0x1UL << RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos)
- #define RADIO_TASKS_DISABLE_TASKS_DISABLE_Trigger (1UL)
- #define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos (0UL)
- #define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Msk (0x1UL << RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos)
- #define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Trigger (1UL)
- #define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos (0UL)
- #define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Msk (0x1UL << RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos)
- #define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Trigger (1UL)
- #define RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos (0UL)
- #define RADIO_TASKS_BCSTART_TASKS_BCSTART_Msk (0x1UL << RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos)
- #define RADIO_TASKS_BCSTART_TASKS_BCSTART_Trigger (1UL)
- #define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos (0UL)
- #define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Msk (0x1UL << RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos)
- #define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Trigger (1UL)
- #define RADIO_EVENTS_READY_EVENTS_READY_Pos (0UL)
- #define RADIO_EVENTS_READY_EVENTS_READY_Msk (0x1UL << RADIO_EVENTS_READY_EVENTS_READY_Pos)
- #define RADIO_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
- #define RADIO_EVENTS_READY_EVENTS_READY_Generated (1UL)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos (0UL)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Msk (0x1UL << RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_NotGenerated (0UL)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Generated (1UL)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos (0UL)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Msk (0x1UL << RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_NotGenerated (0UL)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Generated (1UL)
- #define RADIO_EVENTS_END_EVENTS_END_Pos (0UL)
- #define RADIO_EVENTS_END_EVENTS_END_Msk (0x1UL << RADIO_EVENTS_END_EVENTS_END_Pos)
- #define RADIO_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define RADIO_EVENTS_END_EVENTS_END_Generated (1UL)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos (0UL)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Msk (0x1UL << RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_NotGenerated (0UL)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Generated (1UL)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos (0UL)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Msk (0x1UL << RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_NotGenerated (0UL)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Generated (1UL)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos (0UL)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Msk (0x1UL << RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_NotGenerated (0UL)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Generated (1UL)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos (0UL)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Msk (0x1UL << RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_NotGenerated (0UL)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Generated (1UL)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos (0UL)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Msk (0x1UL << RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_NotGenerated (0UL)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Generated (1UL)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos (0UL)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Msk (0x1UL << RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_NotGenerated (0UL)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Generated (1UL)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos (0UL)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Msk (0x1UL << RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_NotGenerated (0UL)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Generated (1UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL)
- #define RADIO_SHORTS_END_START_Pos (5UL)
- #define RADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos)
- #define RADIO_SHORTS_END_START_Disabled (0UL)
- #define RADIO_SHORTS_END_START_Enabled (1UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos)
- #define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos)
- #define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL)
- #define RADIO_SHORTS_END_DISABLE_Pos (1UL)
- #define RADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos)
- #define RADIO_SHORTS_END_DISABLE_Disabled (0UL)
- #define RADIO_SHORTS_END_DISABLE_Enabled (1UL)
- #define RADIO_SHORTS_READY_START_Pos (0UL)
- #define RADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos)
- #define RADIO_SHORTS_READY_START_Disabled (0UL)
- #define RADIO_SHORTS_READY_START_Enabled (1UL)
- #define RADIO_INTENSET_CRCERROR_Pos (13UL)
- #define RADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos)
- #define RADIO_INTENSET_CRCERROR_Disabled (0UL)
- #define RADIO_INTENSET_CRCERROR_Enabled (1UL)
- #define RADIO_INTENSET_CRCERROR_Set (1UL)
- #define RADIO_INTENSET_CRCOK_Pos (12UL)
- #define RADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos)
- #define RADIO_INTENSET_CRCOK_Disabled (0UL)
- #define RADIO_INTENSET_CRCOK_Enabled (1UL)
- #define RADIO_INTENSET_CRCOK_Set (1UL)
- #define RADIO_INTENSET_BCMATCH_Pos (10UL)
- #define RADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos)
- #define RADIO_INTENSET_BCMATCH_Disabled (0UL)
- #define RADIO_INTENSET_BCMATCH_Enabled (1UL)
- #define RADIO_INTENSET_BCMATCH_Set (1UL)
- #define RADIO_INTENSET_RSSIEND_Pos (7UL)
- #define RADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos)
- #define RADIO_INTENSET_RSSIEND_Disabled (0UL)
- #define RADIO_INTENSET_RSSIEND_Enabled (1UL)
- #define RADIO_INTENSET_RSSIEND_Set (1UL)
- #define RADIO_INTENSET_DEVMISS_Pos (6UL)
- #define RADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos)
- #define RADIO_INTENSET_DEVMISS_Disabled (0UL)
- #define RADIO_INTENSET_DEVMISS_Enabled (1UL)
- #define RADIO_INTENSET_DEVMISS_Set (1UL)
- #define RADIO_INTENSET_DEVMATCH_Pos (5UL)
- #define RADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos)
- #define RADIO_INTENSET_DEVMATCH_Disabled (0UL)
- #define RADIO_INTENSET_DEVMATCH_Enabled (1UL)
- #define RADIO_INTENSET_DEVMATCH_Set (1UL)
- #define RADIO_INTENSET_DISABLED_Pos (4UL)
- #define RADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos)
- #define RADIO_INTENSET_DISABLED_Disabled (0UL)
- #define RADIO_INTENSET_DISABLED_Enabled (1UL)
- #define RADIO_INTENSET_DISABLED_Set (1UL)
- #define RADIO_INTENSET_END_Pos (3UL)
- #define RADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos)
- #define RADIO_INTENSET_END_Disabled (0UL)
- #define RADIO_INTENSET_END_Enabled (1UL)
- #define RADIO_INTENSET_END_Set (1UL)
- #define RADIO_INTENSET_PAYLOAD_Pos (2UL)
- #define RADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos)
- #define RADIO_INTENSET_PAYLOAD_Disabled (0UL)
- #define RADIO_INTENSET_PAYLOAD_Enabled (1UL)
- #define RADIO_INTENSET_PAYLOAD_Set (1UL)
- #define RADIO_INTENSET_ADDRESS_Pos (1UL)
- #define RADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos)
- #define RADIO_INTENSET_ADDRESS_Disabled (0UL)
- #define RADIO_INTENSET_ADDRESS_Enabled (1UL)
- #define RADIO_INTENSET_ADDRESS_Set (1UL)
- #define RADIO_INTENSET_READY_Pos (0UL)
- #define RADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos)
- #define RADIO_INTENSET_READY_Disabled (0UL)
- #define RADIO_INTENSET_READY_Enabled (1UL)
- #define RADIO_INTENSET_READY_Set (1UL)
- #define RADIO_INTENCLR_CRCERROR_Pos (13UL)
- #define RADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos)
- #define RADIO_INTENCLR_CRCERROR_Disabled (0UL)
- #define RADIO_INTENCLR_CRCERROR_Enabled (1UL)
- #define RADIO_INTENCLR_CRCERROR_Clear (1UL)
- #define RADIO_INTENCLR_CRCOK_Pos (12UL)
- #define RADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos)
- #define RADIO_INTENCLR_CRCOK_Disabled (0UL)
- #define RADIO_INTENCLR_CRCOK_Enabled (1UL)
- #define RADIO_INTENCLR_CRCOK_Clear (1UL)
- #define RADIO_INTENCLR_BCMATCH_Pos (10UL)
- #define RADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos)
- #define RADIO_INTENCLR_BCMATCH_Disabled (0UL)
- #define RADIO_INTENCLR_BCMATCH_Enabled (1UL)
- #define RADIO_INTENCLR_BCMATCH_Clear (1UL)
- #define RADIO_INTENCLR_RSSIEND_Pos (7UL)
- #define RADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos)
- #define RADIO_INTENCLR_RSSIEND_Disabled (0UL)
- #define RADIO_INTENCLR_RSSIEND_Enabled (1UL)
- #define RADIO_INTENCLR_RSSIEND_Clear (1UL)
- #define RADIO_INTENCLR_DEVMISS_Pos (6UL)
- #define RADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos)
- #define RADIO_INTENCLR_DEVMISS_Disabled (0UL)
- #define RADIO_INTENCLR_DEVMISS_Enabled (1UL)
- #define RADIO_INTENCLR_DEVMISS_Clear (1UL)
- #define RADIO_INTENCLR_DEVMATCH_Pos (5UL)
- #define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos)
- #define RADIO_INTENCLR_DEVMATCH_Disabled (0UL)
- #define RADIO_INTENCLR_DEVMATCH_Enabled (1UL)
- #define RADIO_INTENCLR_DEVMATCH_Clear (1UL)
- #define RADIO_INTENCLR_DISABLED_Pos (4UL)
- #define RADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos)
- #define RADIO_INTENCLR_DISABLED_Disabled (0UL)
- #define RADIO_INTENCLR_DISABLED_Enabled (1UL)
- #define RADIO_INTENCLR_DISABLED_Clear (1UL)
- #define RADIO_INTENCLR_END_Pos (3UL)
- #define RADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos)
- #define RADIO_INTENCLR_END_Disabled (0UL)
- #define RADIO_INTENCLR_END_Enabled (1UL)
- #define RADIO_INTENCLR_END_Clear (1UL)
- #define RADIO_INTENCLR_PAYLOAD_Pos (2UL)
- #define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos)
- #define RADIO_INTENCLR_PAYLOAD_Disabled (0UL)
- #define RADIO_INTENCLR_PAYLOAD_Enabled (1UL)
- #define RADIO_INTENCLR_PAYLOAD_Clear (1UL)
- #define RADIO_INTENCLR_ADDRESS_Pos (1UL)
- #define RADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos)
- #define RADIO_INTENCLR_ADDRESS_Disabled (0UL)
- #define RADIO_INTENCLR_ADDRESS_Enabled (1UL)
- #define RADIO_INTENCLR_ADDRESS_Clear (1UL)
- #define RADIO_INTENCLR_READY_Pos (0UL)
- #define RADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos)
- #define RADIO_INTENCLR_READY_Disabled (0UL)
- #define RADIO_INTENCLR_READY_Enabled (1UL)
- #define RADIO_INTENCLR_READY_Clear (1UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos)
- #define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL)
- #define RADIO_RXMATCH_RXMATCH_Pos (0UL)
- #define RADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos)
- #define RADIO_RXCRC_RXCRC_Pos (0UL)
- #define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos)
- #define RADIO_DAI_DAI_Pos (0UL)
- #define RADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos)
- #define RADIO_PACKETPTR_PACKETPTR_Pos (0UL)
- #define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos)
- #define RADIO_FREQUENCY_MAP_Pos (8UL)
- #define RADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos)
- #define RADIO_FREQUENCY_MAP_Default (0UL)
- #define RADIO_FREQUENCY_MAP_Low (1UL)
- #define RADIO_FREQUENCY_FREQUENCY_Pos (0UL)
- #define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos)
- #define RADIO_TXPOWER_TXPOWER_Pos (0UL)
- #define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos)
- #define RADIO_TXPOWER_TXPOWER_0dBm (0x00UL)
- #define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x03UL)
- #define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL)
- #define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL)
- #define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xE2UL)
- #define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL)
- #define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL)
- #define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL)
- #define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL)
- #define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL)
- #define RADIO_MODE_MODE_Pos (0UL)
- #define RADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos)
- #define RADIO_MODE_MODE_Nrf_1Mbit (0UL)
- #define RADIO_MODE_MODE_Nrf_2Mbit (1UL)
- #define RADIO_MODE_MODE_Ble_1Mbit (3UL)
- #define RADIO_MODE_MODE_Ble_2Mbit (4UL)
- #define RADIO_PCNF0_PLEN_Pos (24UL)
- #define RADIO_PCNF0_PLEN_Msk (0x1UL << RADIO_PCNF0_PLEN_Pos)
- #define RADIO_PCNF0_PLEN_8bit (0UL)
- #define RADIO_PCNF0_PLEN_16bit (1UL)
- #define RADIO_PCNF0_S1INCL_Pos (20UL)
- #define RADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos)
- #define RADIO_PCNF0_S1INCL_Automatic (0UL)
- #define RADIO_PCNF0_S1INCL_Include (1UL)
- #define RADIO_PCNF0_S1LEN_Pos (16UL)
- #define RADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos)
- #define RADIO_PCNF0_S0LEN_Pos (8UL)
- #define RADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos)
- #define RADIO_PCNF0_LFLEN_Pos (0UL)
- #define RADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos)
- #define RADIO_PCNF1_WHITEEN_Pos (25UL)
- #define RADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos)
- #define RADIO_PCNF1_WHITEEN_Disabled (0UL)
- #define RADIO_PCNF1_WHITEEN_Enabled (1UL)
- #define RADIO_PCNF1_ENDIAN_Pos (24UL)
- #define RADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos)
- #define RADIO_PCNF1_ENDIAN_Little (0UL)
- #define RADIO_PCNF1_ENDIAN_Big (1UL)
- #define RADIO_PCNF1_BALEN_Pos (16UL)
- #define RADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos)
- #define RADIO_PCNF1_STATLEN_Pos (8UL)
- #define RADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos)
- #define RADIO_PCNF1_MAXLEN_Pos (0UL)
- #define RADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos)
- #define RADIO_BASE0_BASE0_Pos (0UL)
- #define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos)
- #define RADIO_BASE1_BASE1_Pos (0UL)
- #define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos)
- #define RADIO_PREFIX0_AP3_Pos (24UL)
- #define RADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos)
- #define RADIO_PREFIX0_AP2_Pos (16UL)
- #define RADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos)
- #define RADIO_PREFIX0_AP1_Pos (8UL)
- #define RADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos)
- #define RADIO_PREFIX0_AP0_Pos (0UL)
- #define RADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos)
- #define RADIO_PREFIX1_AP7_Pos (24UL)
- #define RADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos)
- #define RADIO_PREFIX1_AP6_Pos (16UL)
- #define RADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos)
- #define RADIO_PREFIX1_AP5_Pos (8UL)
- #define RADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos)
- #define RADIO_PREFIX1_AP4_Pos (0UL)
- #define RADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos)
- #define RADIO_TXADDRESS_TXADDRESS_Pos (0UL)
- #define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos)
- #define RADIO_RXADDRESSES_ADDR7_Pos (7UL)
- #define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos)
- #define RADIO_RXADDRESSES_ADDR7_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR7_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR6_Pos (6UL)
- #define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos)
- #define RADIO_RXADDRESSES_ADDR6_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR6_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR5_Pos (5UL)
- #define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos)
- #define RADIO_RXADDRESSES_ADDR5_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR5_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR4_Pos (4UL)
- #define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos)
- #define RADIO_RXADDRESSES_ADDR4_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR4_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR3_Pos (3UL)
- #define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos)
- #define RADIO_RXADDRESSES_ADDR3_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR3_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR2_Pos (2UL)
- #define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos)
- #define RADIO_RXADDRESSES_ADDR2_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR2_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR1_Pos (1UL)
- #define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos)
- #define RADIO_RXADDRESSES_ADDR1_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR1_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR0_Pos (0UL)
- #define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos)
- #define RADIO_RXADDRESSES_ADDR0_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR0_Enabled (1UL)
- #define RADIO_CRCCNF_SKIPADDR_Pos (8UL)
- #define RADIO_CRCCNF_SKIPADDR_Msk (0x1UL << RADIO_CRCCNF_SKIPADDR_Pos)
- #define RADIO_CRCCNF_SKIPADDR_Include (0UL)
- #define RADIO_CRCCNF_SKIPADDR_Skip (1UL)
- #define RADIO_CRCCNF_LEN_Pos (0UL)
- #define RADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos)
- #define RADIO_CRCCNF_LEN_Disabled (0UL)
- #define RADIO_CRCCNF_LEN_One (1UL)
- #define RADIO_CRCCNF_LEN_Two (2UL)
- #define RADIO_CRCCNF_LEN_Three (3UL)
- #define RADIO_CRCPOLY_CRCPOLY_Pos (0UL)
- #define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos)
- #define RADIO_CRCINIT_CRCINIT_Pos (0UL)
- #define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos)
- #define RADIO_TIFS_TIFS_Pos (0UL)
- #define RADIO_TIFS_TIFS_Msk (0xFFUL << RADIO_TIFS_TIFS_Pos)
- #define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL)
- #define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos)
- #define RADIO_STATE_STATE_Pos (0UL)
- #define RADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos)
- #define RADIO_STATE_STATE_Disabled (0UL)
- #define RADIO_STATE_STATE_RxRu (1UL)
- #define RADIO_STATE_STATE_RxIdle (2UL)
- #define RADIO_STATE_STATE_Rx (3UL)
- #define RADIO_STATE_STATE_RxDisable (4UL)
- #define RADIO_STATE_STATE_TxRu (9UL)
- #define RADIO_STATE_STATE_TxIdle (10UL)
- #define RADIO_STATE_STATE_Tx (11UL)
- #define RADIO_STATE_STATE_TxDisable (12UL)
- #define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL)
- #define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos)
- #define RADIO_BCC_BCC_Pos (0UL)
- #define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos)
- #define RADIO_DAB_DAB_Pos (0UL)
- #define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos)
- #define RADIO_DAP_DAP_Pos (0UL)
- #define RADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos)
- #define RADIO_DACNF_TXADD7_Pos (15UL)
- #define RADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos)
- #define RADIO_DACNF_TXADD6_Pos (14UL)
- #define RADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos)
- #define RADIO_DACNF_TXADD5_Pos (13UL)
- #define RADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos)
- #define RADIO_DACNF_TXADD4_Pos (12UL)
- #define RADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos)
- #define RADIO_DACNF_TXADD3_Pos (11UL)
- #define RADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos)
- #define RADIO_DACNF_TXADD2_Pos (10UL)
- #define RADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos)
- #define RADIO_DACNF_TXADD1_Pos (9UL)
- #define RADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos)
- #define RADIO_DACNF_TXADD0_Pos (8UL)
- #define RADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos)
- #define RADIO_DACNF_ENA7_Pos (7UL)
- #define RADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos)
- #define RADIO_DACNF_ENA7_Disabled (0UL)
- #define RADIO_DACNF_ENA7_Enabled (1UL)
- #define RADIO_DACNF_ENA6_Pos (6UL)
- #define RADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos)
- #define RADIO_DACNF_ENA6_Disabled (0UL)
- #define RADIO_DACNF_ENA6_Enabled (1UL)
- #define RADIO_DACNF_ENA5_Pos (5UL)
- #define RADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos)
- #define RADIO_DACNF_ENA5_Disabled (0UL)
- #define RADIO_DACNF_ENA5_Enabled (1UL)
- #define RADIO_DACNF_ENA4_Pos (4UL)
- #define RADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos)
- #define RADIO_DACNF_ENA4_Disabled (0UL)
- #define RADIO_DACNF_ENA4_Enabled (1UL)
- #define RADIO_DACNF_ENA3_Pos (3UL)
- #define RADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos)
- #define RADIO_DACNF_ENA3_Disabled (0UL)
- #define RADIO_DACNF_ENA3_Enabled (1UL)
- #define RADIO_DACNF_ENA2_Pos (2UL)
- #define RADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos)
- #define RADIO_DACNF_ENA2_Disabled (0UL)
- #define RADIO_DACNF_ENA2_Enabled (1UL)
- #define RADIO_DACNF_ENA1_Pos (1UL)
- #define RADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos)
- #define RADIO_DACNF_ENA1_Disabled (0UL)
- #define RADIO_DACNF_ENA1_Enabled (1UL)
- #define RADIO_DACNF_ENA0_Pos (0UL)
- #define RADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos)
- #define RADIO_DACNF_ENA0_Disabled (0UL)
- #define RADIO_DACNF_ENA0_Enabled (1UL)
- #define RADIO_MODECNF0_DTX_Pos (8UL)
- #define RADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos)
- #define RADIO_MODECNF0_DTX_B1 (0UL)
- #define RADIO_MODECNF0_DTX_B0 (1UL)
- #define RADIO_MODECNF0_DTX_Center (2UL)
- #define RADIO_MODECNF0_RU_Pos (0UL)
- #define RADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos)
- #define RADIO_MODECNF0_RU_Default (0UL)
- #define RADIO_MODECNF0_RU_Fast (1UL)
- #define RADIO_POWER_POWER_Pos (0UL)
- #define RADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos)
- #define RADIO_POWER_POWER_Disabled (0UL)
- #define RADIO_POWER_POWER_Enabled (1UL)
- #define RNG_TASKS_START_TASKS_START_Pos (0UL)
- #define RNG_TASKS_START_TASKS_START_Msk (0x1UL << RNG_TASKS_START_TASKS_START_Pos)
- #define RNG_TASKS_START_TASKS_START_Trigger (1UL)
- #define RNG_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define RNG_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RNG_TASKS_STOP_TASKS_STOP_Pos)
- #define RNG_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos (0UL)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Msk (0x1UL << RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_NotGenerated (0UL)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Generated (1UL)
- #define RNG_SHORTS_VALRDY_STOP_Pos (0UL)
- #define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos)
- #define RNG_SHORTS_VALRDY_STOP_Disabled (0UL)
- #define RNG_SHORTS_VALRDY_STOP_Enabled (1UL)
- #define RNG_INTENSET_VALRDY_Pos (0UL)
- #define RNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos)
- #define RNG_INTENSET_VALRDY_Disabled (0UL)
- #define RNG_INTENSET_VALRDY_Enabled (1UL)
- #define RNG_INTENSET_VALRDY_Set (1UL)
- #define RNG_INTENCLR_VALRDY_Pos (0UL)
- #define RNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos)
- #define RNG_INTENCLR_VALRDY_Disabled (0UL)
- #define RNG_INTENCLR_VALRDY_Enabled (1UL)
- #define RNG_INTENCLR_VALRDY_Clear (1UL)
- #define RNG_CONFIG_DERCEN_Pos (0UL)
- #define RNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos)
- #define RNG_CONFIG_DERCEN_Disabled (0UL)
- #define RNG_CONFIG_DERCEN_Enabled (1UL)
- #define RNG_VALUE_VALUE_Pos (0UL)
- #define RNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos)
- #define RTC_TASKS_START_TASKS_START_Pos (0UL)
- #define RTC_TASKS_START_TASKS_START_Msk (0x1UL << RTC_TASKS_START_TASKS_START_Pos)
- #define RTC_TASKS_START_TASKS_START_Trigger (1UL)
- #define RTC_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define RTC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RTC_TASKS_STOP_TASKS_STOP_Pos)
- #define RTC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define RTC_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL)
- #define RTC_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL << RTC_TASKS_CLEAR_TASKS_CLEAR_Pos)
- #define RTC_TASKS_CLEAR_TASKS_CLEAR_Trigger (1UL)
- #define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos (0UL)
- #define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Msk (0x1UL << RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos)
- #define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Trigger (1UL)
- #define RTC_EVENTS_TICK_EVENTS_TICK_Pos (0UL)
- #define RTC_EVENTS_TICK_EVENTS_TICK_Msk (0x1UL << RTC_EVENTS_TICK_EVENTS_TICK_Pos)
- #define RTC_EVENTS_TICK_EVENTS_TICK_NotGenerated (0UL)
- #define RTC_EVENTS_TICK_EVENTS_TICK_Generated (1UL)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos (0UL)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Msk (0x1UL << RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_NotGenerated (0UL)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Generated (1UL)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL << RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_NotGenerated (0UL)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Generated (1UL)
- #define RTC_INTENSET_COMPARE3_Pos (19UL)
- #define RTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos)
- #define RTC_INTENSET_COMPARE3_Disabled (0UL)
- #define RTC_INTENSET_COMPARE3_Enabled (1UL)
- #define RTC_INTENSET_COMPARE3_Set (1UL)
- #define RTC_INTENSET_COMPARE2_Pos (18UL)
- #define RTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos)
- #define RTC_INTENSET_COMPARE2_Disabled (0UL)
- #define RTC_INTENSET_COMPARE2_Enabled (1UL)
- #define RTC_INTENSET_COMPARE2_Set (1UL)
- #define RTC_INTENSET_COMPARE1_Pos (17UL)
- #define RTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos)
- #define RTC_INTENSET_COMPARE1_Disabled (0UL)
- #define RTC_INTENSET_COMPARE1_Enabled (1UL)
- #define RTC_INTENSET_COMPARE1_Set (1UL)
- #define RTC_INTENSET_COMPARE0_Pos (16UL)
- #define RTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos)
- #define RTC_INTENSET_COMPARE0_Disabled (0UL)
- #define RTC_INTENSET_COMPARE0_Enabled (1UL)
- #define RTC_INTENSET_COMPARE0_Set (1UL)
- #define RTC_INTENSET_OVRFLW_Pos (1UL)
- #define RTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos)
- #define RTC_INTENSET_OVRFLW_Disabled (0UL)
- #define RTC_INTENSET_OVRFLW_Enabled (1UL)
- #define RTC_INTENSET_OVRFLW_Set (1UL)
- #define RTC_INTENSET_TICK_Pos (0UL)
- #define RTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos)
- #define RTC_INTENSET_TICK_Disabled (0UL)
- #define RTC_INTENSET_TICK_Enabled (1UL)
- #define RTC_INTENSET_TICK_Set (1UL)
- #define RTC_INTENCLR_COMPARE3_Pos (19UL)
- #define RTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos)
- #define RTC_INTENCLR_COMPARE3_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE3_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE3_Clear (1UL)
- #define RTC_INTENCLR_COMPARE2_Pos (18UL)
- #define RTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos)
- #define RTC_INTENCLR_COMPARE2_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE2_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE2_Clear (1UL)
- #define RTC_INTENCLR_COMPARE1_Pos (17UL)
- #define RTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos)
- #define RTC_INTENCLR_COMPARE1_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE1_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE1_Clear (1UL)
- #define RTC_INTENCLR_COMPARE0_Pos (16UL)
- #define RTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos)
- #define RTC_INTENCLR_COMPARE0_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE0_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE0_Clear (1UL)
- #define RTC_INTENCLR_OVRFLW_Pos (1UL)
- #define RTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos)
- #define RTC_INTENCLR_OVRFLW_Disabled (0UL)
- #define RTC_INTENCLR_OVRFLW_Enabled (1UL)
- #define RTC_INTENCLR_OVRFLW_Clear (1UL)
- #define RTC_INTENCLR_TICK_Pos (0UL)
- #define RTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos)
- #define RTC_INTENCLR_TICK_Disabled (0UL)
- #define RTC_INTENCLR_TICK_Enabled (1UL)
- #define RTC_INTENCLR_TICK_Clear (1UL)
- #define RTC_EVTEN_COMPARE3_Pos (19UL)
- #define RTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos)
- #define RTC_EVTEN_COMPARE3_Disabled (0UL)
- #define RTC_EVTEN_COMPARE3_Enabled (1UL)
- #define RTC_EVTEN_COMPARE2_Pos (18UL)
- #define RTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos)
- #define RTC_EVTEN_COMPARE2_Disabled (0UL)
- #define RTC_EVTEN_COMPARE2_Enabled (1UL)
- #define RTC_EVTEN_COMPARE1_Pos (17UL)
- #define RTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos)
- #define RTC_EVTEN_COMPARE1_Disabled (0UL)
- #define RTC_EVTEN_COMPARE1_Enabled (1UL)
- #define RTC_EVTEN_COMPARE0_Pos (16UL)
- #define RTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos)
- #define RTC_EVTEN_COMPARE0_Disabled (0UL)
- #define RTC_EVTEN_COMPARE0_Enabled (1UL)
- #define RTC_EVTEN_OVRFLW_Pos (1UL)
- #define RTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos)
- #define RTC_EVTEN_OVRFLW_Disabled (0UL)
- #define RTC_EVTEN_OVRFLW_Enabled (1UL)
- #define RTC_EVTEN_TICK_Pos (0UL)
- #define RTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos)
- #define RTC_EVTEN_TICK_Disabled (0UL)
- #define RTC_EVTEN_TICK_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE3_Pos (19UL)
- #define RTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos)
- #define RTC_EVTENSET_COMPARE3_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE3_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE3_Set (1UL)
- #define RTC_EVTENSET_COMPARE2_Pos (18UL)
- #define RTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos)
- #define RTC_EVTENSET_COMPARE2_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE2_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE2_Set (1UL)
- #define RTC_EVTENSET_COMPARE1_Pos (17UL)
- #define RTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos)
- #define RTC_EVTENSET_COMPARE1_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE1_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE1_Set (1UL)
- #define RTC_EVTENSET_COMPARE0_Pos (16UL)
- #define RTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos)
- #define RTC_EVTENSET_COMPARE0_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE0_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE0_Set (1UL)
- #define RTC_EVTENSET_OVRFLW_Pos (1UL)
- #define RTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos)
- #define RTC_EVTENSET_OVRFLW_Disabled (0UL)
- #define RTC_EVTENSET_OVRFLW_Enabled (1UL)
- #define RTC_EVTENSET_OVRFLW_Set (1UL)
- #define RTC_EVTENSET_TICK_Pos (0UL)
- #define RTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos)
- #define RTC_EVTENSET_TICK_Disabled (0UL)
- #define RTC_EVTENSET_TICK_Enabled (1UL)
- #define RTC_EVTENSET_TICK_Set (1UL)
- #define RTC_EVTENCLR_COMPARE3_Pos (19UL)
- #define RTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos)
- #define RTC_EVTENCLR_COMPARE3_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE3_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE3_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE2_Pos (18UL)
- #define RTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos)
- #define RTC_EVTENCLR_COMPARE2_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE2_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE2_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE1_Pos (17UL)
- #define RTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos)
- #define RTC_EVTENCLR_COMPARE1_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE1_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE1_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE0_Pos (16UL)
- #define RTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos)
- #define RTC_EVTENCLR_COMPARE0_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE0_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE0_Clear (1UL)
- #define RTC_EVTENCLR_OVRFLW_Pos (1UL)
- #define RTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos)
- #define RTC_EVTENCLR_OVRFLW_Disabled (0UL)
- #define RTC_EVTENCLR_OVRFLW_Enabled (1UL)
- #define RTC_EVTENCLR_OVRFLW_Clear (1UL)
- #define RTC_EVTENCLR_TICK_Pos (0UL)
- #define RTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos)
- #define RTC_EVTENCLR_TICK_Disabled (0UL)
- #define RTC_EVTENCLR_TICK_Enabled (1UL)
- #define RTC_EVTENCLR_TICK_Clear (1UL)
- #define RTC_COUNTER_COUNTER_Pos (0UL)
- #define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos)
- #define RTC_PRESCALER_PRESCALER_Pos (0UL)
- #define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos)
- #define RTC_CC_COMPARE_Pos (0UL)
- #define RTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos)
- #define SAADC_TASKS_START_TASKS_START_Pos (0UL)
- #define SAADC_TASKS_START_TASKS_START_Msk (0x1UL << SAADC_TASKS_START_TASKS_START_Pos)
- #define SAADC_TASKS_START_TASKS_START_Trigger (1UL)
- #define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL)
- #define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL << SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos)
- #define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Trigger (1UL)
- #define SAADC_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define SAADC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << SAADC_TASKS_STOP_TASKS_STOP_Pos)
- #define SAADC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos (0UL)
- #define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Msk (0x1UL << SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos)
- #define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Trigger (1UL)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
- #define SAADC_EVENTS_END_EVENTS_END_Pos (0UL)
- #define SAADC_EVENTS_END_EVENTS_END_Msk (0x1UL << SAADC_EVENTS_END_EVENTS_END_Pos)
- #define SAADC_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define SAADC_EVENTS_END_EVENTS_END_Generated (1UL)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_Pos (0UL)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL << SAADC_EVENTS_DONE_EVENTS_DONE_Pos)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_NotGenerated (0UL)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_Generated (1UL)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos (0UL)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Msk (0x1UL << SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_NotGenerated (0UL)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Generated (1UL)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos (0UL)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Msk (0x1UL << SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_NotGenerated (0UL)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Generated (1UL)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_Pos (0UL)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_Msk (0x1UL << SAADC_EVENTS_CH_LIMITH_LIMITH_Pos)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_NotGenerated (0UL)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_Generated (1UL)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_Pos (0UL)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_Msk (0x1UL << SAADC_EVENTS_CH_LIMITL_LIMITL_Pos)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_NotGenerated (0UL)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_Generated (1UL)
- #define SAADC_INTEN_CH7LIMITL_Pos (21UL)
- #define SAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos)
- #define SAADC_INTEN_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH7LIMITH_Pos (20UL)
- #define SAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos)
- #define SAADC_INTEN_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH6LIMITL_Pos (19UL)
- #define SAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos)
- #define SAADC_INTEN_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH6LIMITH_Pos (18UL)
- #define SAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos)
- #define SAADC_INTEN_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH5LIMITL_Pos (17UL)
- #define SAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos)
- #define SAADC_INTEN_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH5LIMITH_Pos (16UL)
- #define SAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos)
- #define SAADC_INTEN_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH4LIMITL_Pos (15UL)
- #define SAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos)
- #define SAADC_INTEN_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH4LIMITH_Pos (14UL)
- #define SAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos)
- #define SAADC_INTEN_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH3LIMITL_Pos (13UL)
- #define SAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos)
- #define SAADC_INTEN_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH3LIMITH_Pos (12UL)
- #define SAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos)
- #define SAADC_INTEN_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH2LIMITL_Pos (11UL)
- #define SAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos)
- #define SAADC_INTEN_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH2LIMITH_Pos (10UL)
- #define SAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos)
- #define SAADC_INTEN_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH1LIMITL_Pos (9UL)
- #define SAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos)
- #define SAADC_INTEN_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH1LIMITH_Pos (8UL)
- #define SAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos)
- #define SAADC_INTEN_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH0LIMITL_Pos (7UL)
- #define SAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos)
- #define SAADC_INTEN_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH0LIMITH_Pos (6UL)
- #define SAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos)
- #define SAADC_INTEN_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTEN_STOPPED_Pos (5UL)
- #define SAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos)
- #define SAADC_INTEN_STOPPED_Disabled (0UL)
- #define SAADC_INTEN_STOPPED_Enabled (1UL)
- #define SAADC_INTEN_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos)
- #define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTEN_RESULTDONE_Pos (3UL)
- #define SAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos)
- #define SAADC_INTEN_RESULTDONE_Disabled (0UL)
- #define SAADC_INTEN_RESULTDONE_Enabled (1UL)
- #define SAADC_INTEN_DONE_Pos (2UL)
- #define SAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos)
- #define SAADC_INTEN_DONE_Disabled (0UL)
- #define SAADC_INTEN_DONE_Enabled (1UL)
- #define SAADC_INTEN_END_Pos (1UL)
- #define SAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos)
- #define SAADC_INTEN_END_Disabled (0UL)
- #define SAADC_INTEN_END_Enabled (1UL)
- #define SAADC_INTEN_STARTED_Pos (0UL)
- #define SAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos)
- #define SAADC_INTEN_STARTED_Disabled (0UL)
- #define SAADC_INTEN_STARTED_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITL_Pos (21UL)
- #define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos)
- #define SAADC_INTENSET_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH7LIMITH_Pos (20UL)
- #define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos)
- #define SAADC_INTENSET_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH6LIMITL_Pos (19UL)
- #define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos)
- #define SAADC_INTENSET_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH6LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH6LIMITH_Pos (18UL)
- #define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos)
- #define SAADC_INTENSET_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH6LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH5LIMITL_Pos (17UL)
- #define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos)
- #define SAADC_INTENSET_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH5LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH5LIMITH_Pos (16UL)
- #define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos)
- #define SAADC_INTENSET_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH5LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH4LIMITL_Pos (15UL)
- #define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos)
- #define SAADC_INTENSET_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH4LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH4LIMITH_Pos (14UL)
- #define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos)
- #define SAADC_INTENSET_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH4LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH3LIMITL_Pos (13UL)
- #define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos)
- #define SAADC_INTENSET_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH3LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH3LIMITH_Pos (12UL)
- #define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos)
- #define SAADC_INTENSET_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH3LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH2LIMITL_Pos (11UL)
- #define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos)
- #define SAADC_INTENSET_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH2LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH2LIMITH_Pos (10UL)
- #define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos)
- #define SAADC_INTENSET_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH2LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH1LIMITL_Pos (9UL)
- #define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos)
- #define SAADC_INTENSET_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH1LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH1LIMITH_Pos (8UL)
- #define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos)
- #define SAADC_INTENSET_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH1LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH0LIMITL_Pos (7UL)
- #define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos)
- #define SAADC_INTENSET_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH0LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH0LIMITH_Pos (6UL)
- #define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos)
- #define SAADC_INTENSET_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH0LIMITH_Set (1UL)
- #define SAADC_INTENSET_STOPPED_Pos (5UL)
- #define SAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos)
- #define SAADC_INTENSET_STOPPED_Disabled (0UL)
- #define SAADC_INTENSET_STOPPED_Enabled (1UL)
- #define SAADC_INTENSET_STOPPED_Set (1UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos)
- #define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Set (1UL)
- #define SAADC_INTENSET_RESULTDONE_Pos (3UL)
- #define SAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos)
- #define SAADC_INTENSET_RESULTDONE_Disabled (0UL)
- #define SAADC_INTENSET_RESULTDONE_Enabled (1UL)
- #define SAADC_INTENSET_RESULTDONE_Set (1UL)
- #define SAADC_INTENSET_DONE_Pos (2UL)
- #define SAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos)
- #define SAADC_INTENSET_DONE_Disabled (0UL)
- #define SAADC_INTENSET_DONE_Enabled (1UL)
- #define SAADC_INTENSET_DONE_Set (1UL)
- #define SAADC_INTENSET_END_Pos (1UL)
- #define SAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos)
- #define SAADC_INTENSET_END_Disabled (0UL)
- #define SAADC_INTENSET_END_Enabled (1UL)
- #define SAADC_INTENSET_END_Set (1UL)
- #define SAADC_INTENSET_STARTED_Pos (0UL)
- #define SAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos)
- #define SAADC_INTENSET_STARTED_Disabled (0UL)
- #define SAADC_INTENSET_STARTED_Enabled (1UL)
- #define SAADC_INTENSET_STARTED_Set (1UL)
- #define SAADC_INTENCLR_CH7LIMITL_Pos (21UL)
- #define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos)
- #define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH7LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH7LIMITH_Pos (20UL)
- #define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos)
- #define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH7LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH6LIMITL_Pos (19UL)
- #define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos)
- #define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH6LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH6LIMITH_Pos (18UL)
- #define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos)
- #define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH6LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH5LIMITL_Pos (17UL)
- #define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos)
- #define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH5LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH5LIMITH_Pos (16UL)
- #define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos)
- #define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH5LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH4LIMITL_Pos (15UL)
- #define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos)
- #define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH4LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH4LIMITH_Pos (14UL)
- #define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos)
- #define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH4LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH3LIMITL_Pos (13UL)
- #define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos)
- #define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH3LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH3LIMITH_Pos (12UL)
- #define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos)
- #define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH3LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH2LIMITL_Pos (11UL)
- #define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos)
- #define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH2LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH2LIMITH_Pos (10UL)
- #define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos)
- #define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH2LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH1LIMITL_Pos (9UL)
- #define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos)
- #define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH1LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH1LIMITH_Pos (8UL)
- #define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos)
- #define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH1LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH0LIMITL_Pos (7UL)
- #define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos)
- #define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH0LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH0LIMITH_Pos (6UL)
- #define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos)
- #define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH0LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_STOPPED_Pos (5UL)
- #define SAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos)
- #define SAADC_INTENCLR_STOPPED_Disabled (0UL)
- #define SAADC_INTENCLR_STOPPED_Enabled (1UL)
- #define SAADC_INTENCLR_STOPPED_Clear (1UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos)
- #define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL)
- #define SAADC_INTENCLR_RESULTDONE_Pos (3UL)
- #define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos)
- #define SAADC_INTENCLR_RESULTDONE_Disabled (0UL)
- #define SAADC_INTENCLR_RESULTDONE_Enabled (1UL)
- #define SAADC_INTENCLR_RESULTDONE_Clear (1UL)
- #define SAADC_INTENCLR_DONE_Pos (2UL)
- #define SAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos)
- #define SAADC_INTENCLR_DONE_Disabled (0UL)
- #define SAADC_INTENCLR_DONE_Enabled (1UL)
- #define SAADC_INTENCLR_DONE_Clear (1UL)
- #define SAADC_INTENCLR_END_Pos (1UL)
- #define SAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos)
- #define SAADC_INTENCLR_END_Disabled (0UL)
- #define SAADC_INTENCLR_END_Enabled (1UL)
- #define SAADC_INTENCLR_END_Clear (1UL)
- #define SAADC_INTENCLR_STARTED_Pos (0UL)
- #define SAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos)
- #define SAADC_INTENCLR_STARTED_Disabled (0UL)
- #define SAADC_INTENCLR_STARTED_Enabled (1UL)
- #define SAADC_INTENCLR_STARTED_Clear (1UL)
- #define SAADC_STATUS_STATUS_Pos (0UL)
- #define SAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos)
- #define SAADC_STATUS_STATUS_Ready (0UL)
- #define SAADC_STATUS_STATUS_Busy (1UL)
- #define SAADC_ENABLE_ENABLE_Pos (0UL)
- #define SAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos)
- #define SAADC_ENABLE_ENABLE_Disabled (0UL)
- #define SAADC_ENABLE_ENABLE_Enabled (1UL)
- #define SAADC_CH_PSELP_PSELP_Pos (0UL)
- #define SAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos)
- #define SAADC_CH_PSELP_PSELP_NC (0UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL)
- #define SAADC_CH_PSELP_PSELP_VDD (9UL)
- #define SAADC_CH_PSELN_PSELN_Pos (0UL)
- #define SAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos)
- #define SAADC_CH_PSELN_PSELN_NC (0UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL)
- #define SAADC_CH_PSELN_PSELN_VDD (9UL)
- #define SAADC_CH_CONFIG_BURST_Pos (24UL)
- #define SAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos)
- #define SAADC_CH_CONFIG_BURST_Disabled (0UL)
- #define SAADC_CH_CONFIG_BURST_Enabled (1UL)
- #define SAADC_CH_CONFIG_MODE_Pos (20UL)
- #define SAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos)
- #define SAADC_CH_CONFIG_MODE_SE (0UL)
- #define SAADC_CH_CONFIG_MODE_Diff (1UL)
- #define SAADC_CH_CONFIG_TACQ_Pos (16UL)
- #define SAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos)
- #define SAADC_CH_CONFIG_TACQ_3us (0UL)
- #define SAADC_CH_CONFIG_TACQ_5us (1UL)
- #define SAADC_CH_CONFIG_TACQ_10us (2UL)
- #define SAADC_CH_CONFIG_TACQ_15us (3UL)
- #define SAADC_CH_CONFIG_TACQ_20us (4UL)
- #define SAADC_CH_CONFIG_TACQ_40us (5UL)
- #define SAADC_CH_CONFIG_REFSEL_Pos (12UL)
- #define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos)
- #define SAADC_CH_CONFIG_REFSEL_Internal (0UL)
- #define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL)
- #define SAADC_CH_CONFIG_GAIN_Pos (8UL)
- #define SAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos)
- #define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1 (5UL)
- #define SAADC_CH_CONFIG_GAIN_Gain2 (6UL)
- #define SAADC_CH_CONFIG_GAIN_Gain4 (7UL)
- #define SAADC_CH_CONFIG_RESN_Pos (4UL)
- #define SAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos)
- #define SAADC_CH_CONFIG_RESN_Bypass (0UL)
- #define SAADC_CH_CONFIG_RESN_Pulldown (1UL)
- #define SAADC_CH_CONFIG_RESN_Pullup (2UL)
- #define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL)
- #define SAADC_CH_CONFIG_RESP_Pos (0UL)
- #define SAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos)
- #define SAADC_CH_CONFIG_RESP_Bypass (0UL)
- #define SAADC_CH_CONFIG_RESP_Pulldown (1UL)
- #define SAADC_CH_CONFIG_RESP_Pullup (2UL)
- #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL)
- #define SAADC_CH_LIMIT_HIGH_Pos (16UL)
- #define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos)
- #define SAADC_CH_LIMIT_LOW_Pos (0UL)
- #define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos)
- #define SAADC_RESOLUTION_VAL_Pos (0UL)
- #define SAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos)
- #define SAADC_RESOLUTION_VAL_8bit (0UL)
- #define SAADC_RESOLUTION_VAL_10bit (1UL)
- #define SAADC_RESOLUTION_VAL_12bit (2UL)
- #define SAADC_RESOLUTION_VAL_14bit (3UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL)
- #define SAADC_SAMPLERATE_MODE_Pos (12UL)
- #define SAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos)
- #define SAADC_SAMPLERATE_MODE_Task (0UL)
- #define SAADC_SAMPLERATE_MODE_Timers (1UL)
- #define SAADC_SAMPLERATE_CC_Pos (0UL)
- #define SAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos)
- #define SAADC_RESULT_PTR_PTR_Pos (0UL)
- #define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos)
- #define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL)
- #define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos)
- #define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL)
- #define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos)
- #define SPI_EVENTS_READY_EVENTS_READY_Pos (0UL)
- #define SPI_EVENTS_READY_EVENTS_READY_Msk (0x1UL << SPI_EVENTS_READY_EVENTS_READY_Pos)
- #define SPI_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
- #define SPI_EVENTS_READY_EVENTS_READY_Generated (1UL)
- #define SPI_INTENSET_READY_Pos (2UL)
- #define SPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos)
- #define SPI_INTENSET_READY_Disabled (0UL)
- #define SPI_INTENSET_READY_Enabled (1UL)
- #define SPI_INTENSET_READY_Set (1UL)
- #define SPI_INTENCLR_READY_Pos (2UL)
- #define SPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos)
- #define SPI_INTENCLR_READY_Disabled (0UL)
- #define SPI_INTENCLR_READY_Enabled (1UL)
- #define SPI_INTENCLR_READY_Clear (1UL)
- #define SPI_ENABLE_ENABLE_Pos (0UL)
- #define SPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos)
- #define SPI_ENABLE_ENABLE_Disabled (0UL)
- #define SPI_ENABLE_ENABLE_Enabled (1UL)
- #define SPI_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPI_PSEL_SCK_CONNECT_Msk (0x1UL << SPI_PSEL_SCK_CONNECT_Pos)
- #define SPI_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPI_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPI_PSEL_SCK_PIN_Pos (0UL)
- #define SPI_PSEL_SCK_PIN_Msk (0x1FUL << SPI_PSEL_SCK_PIN_Pos)
- #define SPI_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPI_PSEL_MOSI_CONNECT_Msk (0x1UL << SPI_PSEL_MOSI_CONNECT_Pos)
- #define SPI_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPI_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPI_PSEL_MOSI_PIN_Pos (0UL)
- #define SPI_PSEL_MOSI_PIN_Msk (0x1FUL << SPI_PSEL_MOSI_PIN_Pos)
- #define SPI_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPI_PSEL_MISO_CONNECT_Msk (0x1UL << SPI_PSEL_MISO_CONNECT_Pos)
- #define SPI_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPI_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPI_PSEL_MISO_PIN_Pos (0UL)
- #define SPI_PSEL_MISO_PIN_Msk (0x1FUL << SPI_PSEL_MISO_PIN_Pos)
- #define SPI_RXD_RXD_Pos (0UL)
- #define SPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos)
- #define SPI_TXD_TXD_Pos (0UL)
- #define SPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos)
- #define SPI_FREQUENCY_FREQUENCY_Pos (0UL)
- #define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos)
- #define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
- #define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
- #define SPI_CONFIG_CPOL_Pos (2UL)
- #define SPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos)
- #define SPI_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPI_CONFIG_CPOL_ActiveLow (1UL)
- #define SPI_CONFIG_CPHA_Pos (1UL)
- #define SPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos)
- #define SPI_CONFIG_CPHA_Leading (0UL)
- #define SPI_CONFIG_CPHA_Trailing (1UL)
- #define SPI_CONFIG_ORDER_Pos (0UL)
- #define SPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos)
- #define SPI_CONFIG_ORDER_MsbFirst (0UL)
- #define SPI_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIM_TASKS_START_TASKS_START_Pos (0UL)
- #define SPIM_TASKS_START_TASKS_START_Msk (0x1UL << SPIM_TASKS_START_TASKS_START_Pos)
- #define SPIM_TASKS_START_TASKS_START_Trigger (1UL)
- #define SPIM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define SPIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << SPIM_TASKS_STOP_TASKS_STOP_Pos)
- #define SPIM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define SPIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define SPIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << SPIM_TASKS_RESUME_TASKS_RESUME_Pos)
- #define SPIM_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
- #define SPIM_EVENTS_END_EVENTS_END_Pos (0UL)
- #define SPIM_EVENTS_END_EVENTS_END_Msk (0x1UL << SPIM_EVENTS_END_EVENTS_END_Pos)
- #define SPIM_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define SPIM_EVENTS_END_EVENTS_END_Generated (1UL)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL << SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_NotGenerated (0UL)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Generated (1UL)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
- #define SPIM_SHORTS_END_START_Pos (17UL)
- #define SPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos)
- #define SPIM_SHORTS_END_START_Disabled (0UL)
- #define SPIM_SHORTS_END_START_Enabled (1UL)
- #define SPIM_INTENSET_STARTED_Pos (19UL)
- #define SPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos)
- #define SPIM_INTENSET_STARTED_Disabled (0UL)
- #define SPIM_INTENSET_STARTED_Enabled (1UL)
- #define SPIM_INTENSET_STARTED_Set (1UL)
- #define SPIM_INTENSET_ENDTX_Pos (8UL)
- #define SPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos)
- #define SPIM_INTENSET_ENDTX_Disabled (0UL)
- #define SPIM_INTENSET_ENDTX_Enabled (1UL)
- #define SPIM_INTENSET_ENDTX_Set (1UL)
- #define SPIM_INTENSET_END_Pos (6UL)
- #define SPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos)
- #define SPIM_INTENSET_END_Disabled (0UL)
- #define SPIM_INTENSET_END_Enabled (1UL)
- #define SPIM_INTENSET_END_Set (1UL)
- #define SPIM_INTENSET_ENDRX_Pos (4UL)
- #define SPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos)
- #define SPIM_INTENSET_ENDRX_Disabled (0UL)
- #define SPIM_INTENSET_ENDRX_Enabled (1UL)
- #define SPIM_INTENSET_ENDRX_Set (1UL)
- #define SPIM_INTENSET_STOPPED_Pos (1UL)
- #define SPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos)
- #define SPIM_INTENSET_STOPPED_Disabled (0UL)
- #define SPIM_INTENSET_STOPPED_Enabled (1UL)
- #define SPIM_INTENSET_STOPPED_Set (1UL)
- #define SPIM_INTENCLR_STARTED_Pos (19UL)
- #define SPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos)
- #define SPIM_INTENCLR_STARTED_Disabled (0UL)
- #define SPIM_INTENCLR_STARTED_Enabled (1UL)
- #define SPIM_INTENCLR_STARTED_Clear (1UL)
- #define SPIM_INTENCLR_ENDTX_Pos (8UL)
- #define SPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos)
- #define SPIM_INTENCLR_ENDTX_Disabled (0UL)
- #define SPIM_INTENCLR_ENDTX_Enabled (1UL)
- #define SPIM_INTENCLR_ENDTX_Clear (1UL)
- #define SPIM_INTENCLR_END_Pos (6UL)
- #define SPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos)
- #define SPIM_INTENCLR_END_Disabled (0UL)
- #define SPIM_INTENCLR_END_Enabled (1UL)
- #define SPIM_INTENCLR_END_Clear (1UL)
- #define SPIM_INTENCLR_ENDRX_Pos (4UL)
- #define SPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos)
- #define SPIM_INTENCLR_ENDRX_Disabled (0UL)
- #define SPIM_INTENCLR_ENDRX_Enabled (1UL)
- #define SPIM_INTENCLR_ENDRX_Clear (1UL)
- #define SPIM_INTENCLR_STOPPED_Pos (1UL)
- #define SPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos)
- #define SPIM_INTENCLR_STOPPED_Disabled (0UL)
- #define SPIM_INTENCLR_STOPPED_Enabled (1UL)
- #define SPIM_INTENCLR_STOPPED_Clear (1UL)
- #define SPIM_ENABLE_ENABLE_Pos (0UL)
- #define SPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos)
- #define SPIM_ENABLE_ENABLE_Disabled (0UL)
- #define SPIM_ENABLE_ENABLE_Enabled (7UL)
- #define SPIM_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos)
- #define SPIM_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_SCK_PIN_Pos (0UL)
- #define SPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos)
- #define SPIM_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos)
- #define SPIM_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_MOSI_PIN_Pos (0UL)
- #define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos)
- #define SPIM_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos)
- #define SPIM_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_MISO_PIN_Pos (0UL)
- #define SPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos)
- #define SPIM_FREQUENCY_FREQUENCY_Pos (0UL)
- #define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos)
- #define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
- #define SPIM_RXD_PTR_PTR_Pos (0UL)
- #define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos)
- #define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIM_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos)
- #define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIM_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos)
- #define SPIM_RXD_LIST_LIST_Pos (0UL)
- #define SPIM_RXD_LIST_LIST_Msk (0x3UL << SPIM_RXD_LIST_LIST_Pos)
- #define SPIM_RXD_LIST_LIST_Disabled (0UL)
- #define SPIM_RXD_LIST_LIST_ArrayList (1UL)
- #define SPIM_TXD_PTR_PTR_Pos (0UL)
- #define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos)
- #define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIM_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos)
- #define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIM_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos)
- #define SPIM_TXD_LIST_LIST_Pos (0UL)
- #define SPIM_TXD_LIST_LIST_Msk (0x3UL << SPIM_TXD_LIST_LIST_Pos)
- #define SPIM_TXD_LIST_LIST_Disabled (0UL)
- #define SPIM_TXD_LIST_LIST_ArrayList (1UL)
- #define SPIM_CONFIG_CPOL_Pos (2UL)
- #define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos)
- #define SPIM_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPIM_CONFIG_CPOL_ActiveLow (1UL)
- #define SPIM_CONFIG_CPHA_Pos (1UL)
- #define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos)
- #define SPIM_CONFIG_CPHA_Leading (0UL)
- #define SPIM_CONFIG_CPHA_Trailing (1UL)
- #define SPIM_CONFIG_ORDER_Pos (0UL)
- #define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos)
- #define SPIM_CONFIG_ORDER_MsbFirst (0UL)
- #define SPIM_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIM_ORC_ORC_Pos (0UL)
- #define SPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos)
- #define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos (0UL)
- #define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Msk (0x1UL << SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos)
- #define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Trigger (1UL)
- #define SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos (0UL)
- #define SPIS_TASKS_RELEASE_TASKS_RELEASE_Msk (0x1UL << SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos)
- #define SPIS_TASKS_RELEASE_TASKS_RELEASE_Trigger (1UL)
- #define SPIS_EVENTS_END_EVENTS_END_Pos (0UL)
- #define SPIS_EVENTS_END_EVENTS_END_Msk (0x1UL << SPIS_EVENTS_END_EVENTS_END_Pos)
- #define SPIS_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define SPIS_EVENTS_END_EVENTS_END_Generated (1UL)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos (0UL)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Msk (0x1UL << SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_NotGenerated (0UL)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Generated (1UL)
- #define SPIS_SHORTS_END_ACQUIRE_Pos (2UL)
- #define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos)
- #define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL)
- #define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL)
- #define SPIS_INTENSET_ACQUIRED_Pos (10UL)
- #define SPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos)
- #define SPIS_INTENSET_ACQUIRED_Disabled (0UL)
- #define SPIS_INTENSET_ACQUIRED_Enabled (1UL)
- #define SPIS_INTENSET_ACQUIRED_Set (1UL)
- #define SPIS_INTENSET_ENDRX_Pos (4UL)
- #define SPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos)
- #define SPIS_INTENSET_ENDRX_Disabled (0UL)
- #define SPIS_INTENSET_ENDRX_Enabled (1UL)
- #define SPIS_INTENSET_ENDRX_Set (1UL)
- #define SPIS_INTENSET_END_Pos (1UL)
- #define SPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos)
- #define SPIS_INTENSET_END_Disabled (0UL)
- #define SPIS_INTENSET_END_Enabled (1UL)
- #define SPIS_INTENSET_END_Set (1UL)
- #define SPIS_INTENCLR_ACQUIRED_Pos (10UL)
- #define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos)
- #define SPIS_INTENCLR_ACQUIRED_Disabled (0UL)
- #define SPIS_INTENCLR_ACQUIRED_Enabled (1UL)
- #define SPIS_INTENCLR_ACQUIRED_Clear (1UL)
- #define SPIS_INTENCLR_ENDRX_Pos (4UL)
- #define SPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos)
- #define SPIS_INTENCLR_ENDRX_Disabled (0UL)
- #define SPIS_INTENCLR_ENDRX_Enabled (1UL)
- #define SPIS_INTENCLR_ENDRX_Clear (1UL)
- #define SPIS_INTENCLR_END_Pos (1UL)
- #define SPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos)
- #define SPIS_INTENCLR_END_Disabled (0UL)
- #define SPIS_INTENCLR_END_Enabled (1UL)
- #define SPIS_INTENCLR_END_Clear (1UL)
- #define SPIS_SEMSTAT_SEMSTAT_Pos (0UL)
- #define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos)
- #define SPIS_SEMSTAT_SEMSTAT_Free (0UL)
- #define SPIS_SEMSTAT_SEMSTAT_CPU (1UL)
- #define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL)
- #define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL)
- #define SPIS_STATUS_OVERFLOW_Pos (1UL)
- #define SPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos)
- #define SPIS_STATUS_OVERFLOW_NotPresent (0UL)
- #define SPIS_STATUS_OVERFLOW_Present (1UL)
- #define SPIS_STATUS_OVERFLOW_Clear (1UL)
- #define SPIS_STATUS_OVERREAD_Pos (0UL)
- #define SPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos)
- #define SPIS_STATUS_OVERREAD_NotPresent (0UL)
- #define SPIS_STATUS_OVERREAD_Present (1UL)
- #define SPIS_STATUS_OVERREAD_Clear (1UL)
- #define SPIS_ENABLE_ENABLE_Pos (0UL)
- #define SPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos)
- #define SPIS_ENABLE_ENABLE_Disabled (0UL)
- #define SPIS_ENABLE_ENABLE_Enabled (2UL)
- #define SPIS_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos)
- #define SPIS_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_SCK_PIN_Pos (0UL)
- #define SPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos)
- #define SPIS_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos)
- #define SPIS_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_MISO_PIN_Pos (0UL)
- #define SPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos)
- #define SPIS_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos)
- #define SPIS_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_MOSI_PIN_Pos (0UL)
- #define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos)
- #define SPIS_PSEL_CSN_CONNECT_Pos (31UL)
- #define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos)
- #define SPIS_PSEL_CSN_CONNECT_Connected (0UL)
- #define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_CSN_PIN_Pos (0UL)
- #define SPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos)
- #define SPIS_RXD_PTR_PTR_Pos (0UL)
- #define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos)
- #define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIS_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos)
- #define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIS_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos)
- #define SPIS_RXD_LIST_LIST_Pos (0UL)
- #define SPIS_RXD_LIST_LIST_Msk (0x3UL << SPIS_RXD_LIST_LIST_Pos)
- #define SPIS_RXD_LIST_LIST_Disabled (0UL)
- #define SPIS_RXD_LIST_LIST_ArrayList (1UL)
- #define SPIS_TXD_PTR_PTR_Pos (0UL)
- #define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos)
- #define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIS_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos)
- #define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIS_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos)
- #define SPIS_TXD_LIST_LIST_Pos (0UL)
- #define SPIS_TXD_LIST_LIST_Msk (0x3UL << SPIS_TXD_LIST_LIST_Pos)
- #define SPIS_TXD_LIST_LIST_Disabled (0UL)
- #define SPIS_TXD_LIST_LIST_ArrayList (1UL)
- #define SPIS_CONFIG_CPOL_Pos (2UL)
- #define SPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos)
- #define SPIS_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPIS_CONFIG_CPOL_ActiveLow (1UL)
- #define SPIS_CONFIG_CPHA_Pos (1UL)
- #define SPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos)
- #define SPIS_CONFIG_CPHA_Leading (0UL)
- #define SPIS_CONFIG_CPHA_Trailing (1UL)
- #define SPIS_CONFIG_ORDER_Pos (0UL)
- #define SPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos)
- #define SPIS_CONFIG_ORDER_MsbFirst (0UL)
- #define SPIS_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIS_DEF_DEF_Pos (0UL)
- #define SPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos)
- #define SPIS_ORC_ORC_Pos (0UL)
- #define SPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos)
- #define TEMP_TASKS_START_TASKS_START_Pos (0UL)
- #define TEMP_TASKS_START_TASKS_START_Msk (0x1UL << TEMP_TASKS_START_TASKS_START_Pos)
- #define TEMP_TASKS_START_TASKS_START_Trigger (1UL)
- #define TEMP_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TEMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TEMP_TASKS_STOP_TASKS_STOP_Pos)
- #define TEMP_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos (0UL)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Msk (0x1UL << TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_NotGenerated (0UL)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Generated (1UL)
- #define TEMP_INTENSET_DATARDY_Pos (0UL)
- #define TEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos)
- #define TEMP_INTENSET_DATARDY_Disabled (0UL)
- #define TEMP_INTENSET_DATARDY_Enabled (1UL)
- #define TEMP_INTENSET_DATARDY_Set (1UL)
- #define TEMP_INTENCLR_DATARDY_Pos (0UL)
- #define TEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos)
- #define TEMP_INTENCLR_DATARDY_Disabled (0UL)
- #define TEMP_INTENCLR_DATARDY_Enabled (1UL)
- #define TEMP_INTENCLR_DATARDY_Clear (1UL)
- #define TEMP_TEMP_TEMP_Pos (0UL)
- #define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos)
- #define TEMP_A0_A0_Pos (0UL)
- #define TEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos)
- #define TEMP_A1_A1_Pos (0UL)
- #define TEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos)
- #define TEMP_A2_A2_Pos (0UL)
- #define TEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos)
- #define TEMP_A3_A3_Pos (0UL)
- #define TEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos)
- #define TEMP_A4_A4_Pos (0UL)
- #define TEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos)
- #define TEMP_A5_A5_Pos (0UL)
- #define TEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos)
- #define TEMP_B0_B0_Pos (0UL)
- #define TEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos)
- #define TEMP_B1_B1_Pos (0UL)
- #define TEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos)
- #define TEMP_B2_B2_Pos (0UL)
- #define TEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos)
- #define TEMP_B3_B3_Pos (0UL)
- #define TEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos)
- #define TEMP_B4_B4_Pos (0UL)
- #define TEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos)
- #define TEMP_B5_B5_Pos (0UL)
- #define TEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos)
- #define TEMP_T0_T0_Pos (0UL)
- #define TEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos)
- #define TEMP_T1_T1_Pos (0UL)
- #define TEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos)
- #define TEMP_T2_T2_Pos (0UL)
- #define TEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos)
- #define TEMP_T3_T3_Pos (0UL)
- #define TEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos)
- #define TEMP_T4_T4_Pos (0UL)
- #define TEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos)
- #define TIMER_TASKS_START_TASKS_START_Pos (0UL)
- #define TIMER_TASKS_START_TASKS_START_Msk (0x1UL << TIMER_TASKS_START_TASKS_START_Pos)
- #define TIMER_TASKS_START_TASKS_START_Trigger (1UL)
- #define TIMER_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TIMER_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TIMER_TASKS_STOP_TASKS_STOP_Pos)
- #define TIMER_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TIMER_TASKS_COUNT_TASKS_COUNT_Pos (0UL)
- #define TIMER_TASKS_COUNT_TASKS_COUNT_Msk (0x1UL << TIMER_TASKS_COUNT_TASKS_COUNT_Pos)
- #define TIMER_TASKS_COUNT_TASKS_COUNT_Trigger (1UL)
- #define TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL)
- #define TIMER_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL << TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos)
- #define TIMER_TASKS_CLEAR_TASKS_CLEAR_Trigger (1UL)
- #define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos (0UL)
- #define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Msk (0x1UL << TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos)
- #define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Trigger (1UL)
- #define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos (0UL)
- #define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Msk (0x1UL << TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos)
- #define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Trigger (1UL)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL << TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_NotGenerated (0UL)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Generated (1UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos)
- #define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos)
- #define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos)
- #define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos)
- #define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos)
- #define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos)
- #define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE5_Pos (21UL)
- #define TIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos)
- #define TIMER_INTENSET_COMPARE5_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE5_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE5_Set (1UL)
- #define TIMER_INTENSET_COMPARE4_Pos (20UL)
- #define TIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos)
- #define TIMER_INTENSET_COMPARE4_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE4_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE4_Set (1UL)
- #define TIMER_INTENSET_COMPARE3_Pos (19UL)
- #define TIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos)
- #define TIMER_INTENSET_COMPARE3_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE3_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE3_Set (1UL)
- #define TIMER_INTENSET_COMPARE2_Pos (18UL)
- #define TIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos)
- #define TIMER_INTENSET_COMPARE2_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE2_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE2_Set (1UL)
- #define TIMER_INTENSET_COMPARE1_Pos (17UL)
- #define TIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos)
- #define TIMER_INTENSET_COMPARE1_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE1_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE1_Set (1UL)
- #define TIMER_INTENSET_COMPARE0_Pos (16UL)
- #define TIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos)
- #define TIMER_INTENSET_COMPARE0_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE0_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE0_Set (1UL)
- #define TIMER_INTENCLR_COMPARE5_Pos (21UL)
- #define TIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos)
- #define TIMER_INTENCLR_COMPARE5_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE5_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE5_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE4_Pos (20UL)
- #define TIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos)
- #define TIMER_INTENCLR_COMPARE4_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE4_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE4_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE3_Pos (19UL)
- #define TIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos)
- #define TIMER_INTENCLR_COMPARE3_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE3_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE3_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE2_Pos (18UL)
- #define TIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos)
- #define TIMER_INTENCLR_COMPARE2_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE2_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE2_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE1_Pos (17UL)
- #define TIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos)
- #define TIMER_INTENCLR_COMPARE1_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE1_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE1_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE0_Pos (16UL)
- #define TIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos)
- #define TIMER_INTENCLR_COMPARE0_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE0_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE0_Clear (1UL)
- #define TIMER_MODE_MODE_Pos (0UL)
- #define TIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos)
- #define TIMER_MODE_MODE_Timer (0UL)
- #define TIMER_MODE_MODE_Counter (1UL)
- #define TIMER_MODE_MODE_LowPowerCounter (2UL)
- #define TIMER_BITMODE_BITMODE_Pos (0UL)
- #define TIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos)
- #define TIMER_BITMODE_BITMODE_16Bit (0UL)
- #define TIMER_BITMODE_BITMODE_08Bit (1UL)
- #define TIMER_BITMODE_BITMODE_24Bit (2UL)
- #define TIMER_BITMODE_BITMODE_32Bit (3UL)
- #define TIMER_PRESCALER_PRESCALER_Pos (0UL)
- #define TIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos)
- #define TIMER_CC_CC_Pos (0UL)
- #define TIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos)
- #define TWI_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define TWI_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << TWI_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define TWI_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define TWI_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define TWI_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << TWI_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define TWI_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define TWI_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TWI_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWI_TASKS_STOP_TASKS_STOP_Pos)
- #define TWI_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWI_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define TWI_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define TWI_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWI_TASKS_RESUME_TASKS_RESUME_Pos)
- #define TWI_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWI_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Pos (0UL)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Msk (0x1UL << TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Pos)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_NotGenerated (0UL)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Generated (1UL)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Pos (0UL)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Msk (0x1UL << TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Pos)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_NotGenerated (0UL)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Generated (1UL)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWI_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define TWI_EVENTS_BB_EVENTS_BB_Pos (0UL)
- #define TWI_EVENTS_BB_EVENTS_BB_Msk (0x1UL << TWI_EVENTS_BB_EVENTS_BB_Pos)
- #define TWI_EVENTS_BB_EVENTS_BB_NotGenerated (0UL)
- #define TWI_EVENTS_BB_EVENTS_BB_Generated (1UL)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos (0UL)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk (0x1UL << TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_NotGenerated (0UL)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Generated (1UL)
- #define TWI_SHORTS_BB_STOP_Pos (1UL)
- #define TWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos)
- #define TWI_SHORTS_BB_STOP_Disabled (0UL)
- #define TWI_SHORTS_BB_STOP_Enabled (1UL)
- #define TWI_SHORTS_BB_SUSPEND_Pos (0UL)
- #define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos)
- #define TWI_SHORTS_BB_SUSPEND_Disabled (0UL)
- #define TWI_SHORTS_BB_SUSPEND_Enabled (1UL)
- #define TWI_INTENSET_SUSPENDED_Pos (18UL)
- #define TWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos)
- #define TWI_INTENSET_SUSPENDED_Disabled (0UL)
- #define TWI_INTENSET_SUSPENDED_Enabled (1UL)
- #define TWI_INTENSET_SUSPENDED_Set (1UL)
- #define TWI_INTENSET_BB_Pos (14UL)
- #define TWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos)
- #define TWI_INTENSET_BB_Disabled (0UL)
- #define TWI_INTENSET_BB_Enabled (1UL)
- #define TWI_INTENSET_BB_Set (1UL)
- #define TWI_INTENSET_ERROR_Pos (9UL)
- #define TWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos)
- #define TWI_INTENSET_ERROR_Disabled (0UL)
- #define TWI_INTENSET_ERROR_Enabled (1UL)
- #define TWI_INTENSET_ERROR_Set (1UL)
- #define TWI_INTENSET_TXDSENT_Pos (7UL)
- #define TWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos)
- #define TWI_INTENSET_TXDSENT_Disabled (0UL)
- #define TWI_INTENSET_TXDSENT_Enabled (1UL)
- #define TWI_INTENSET_TXDSENT_Set (1UL)
- #define TWI_INTENSET_RXDREADY_Pos (2UL)
- #define TWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos)
- #define TWI_INTENSET_RXDREADY_Disabled (0UL)
- #define TWI_INTENSET_RXDREADY_Enabled (1UL)
- #define TWI_INTENSET_RXDREADY_Set (1UL)
- #define TWI_INTENSET_STOPPED_Pos (1UL)
- #define TWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos)
- #define TWI_INTENSET_STOPPED_Disabled (0UL)
- #define TWI_INTENSET_STOPPED_Enabled (1UL)
- #define TWI_INTENSET_STOPPED_Set (1UL)
- #define TWI_INTENCLR_SUSPENDED_Pos (18UL)
- #define TWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos)
- #define TWI_INTENCLR_SUSPENDED_Disabled (0UL)
- #define TWI_INTENCLR_SUSPENDED_Enabled (1UL)
- #define TWI_INTENCLR_SUSPENDED_Clear (1UL)
- #define TWI_INTENCLR_BB_Pos (14UL)
- #define TWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos)
- #define TWI_INTENCLR_BB_Disabled (0UL)
- #define TWI_INTENCLR_BB_Enabled (1UL)
- #define TWI_INTENCLR_BB_Clear (1UL)
- #define TWI_INTENCLR_ERROR_Pos (9UL)
- #define TWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos)
- #define TWI_INTENCLR_ERROR_Disabled (0UL)
- #define TWI_INTENCLR_ERROR_Enabled (1UL)
- #define TWI_INTENCLR_ERROR_Clear (1UL)
- #define TWI_INTENCLR_TXDSENT_Pos (7UL)
- #define TWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos)
- #define TWI_INTENCLR_TXDSENT_Disabled (0UL)
- #define TWI_INTENCLR_TXDSENT_Enabled (1UL)
- #define TWI_INTENCLR_TXDSENT_Clear (1UL)
- #define TWI_INTENCLR_RXDREADY_Pos (2UL)
- #define TWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos)
- #define TWI_INTENCLR_RXDREADY_Disabled (0UL)
- #define TWI_INTENCLR_RXDREADY_Enabled (1UL)
- #define TWI_INTENCLR_RXDREADY_Clear (1UL)
- #define TWI_INTENCLR_STOPPED_Pos (1UL)
- #define TWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos)
- #define TWI_INTENCLR_STOPPED_Disabled (0UL)
- #define TWI_INTENCLR_STOPPED_Enabled (1UL)
- #define TWI_INTENCLR_STOPPED_Clear (1UL)
- #define TWI_ERRORSRC_DNACK_Pos (2UL)
- #define TWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos)
- #define TWI_ERRORSRC_DNACK_NotPresent (0UL)
- #define TWI_ERRORSRC_DNACK_Present (1UL)
- #define TWI_ERRORSRC_ANACK_Pos (1UL)
- #define TWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos)
- #define TWI_ERRORSRC_ANACK_NotPresent (0UL)
- #define TWI_ERRORSRC_ANACK_Present (1UL)
- #define TWI_ERRORSRC_OVERRUN_Pos (0UL)
- #define TWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos)
- #define TWI_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define TWI_ERRORSRC_OVERRUN_Present (1UL)
- #define TWI_ENABLE_ENABLE_Pos (0UL)
- #define TWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos)
- #define TWI_ENABLE_ENABLE_Disabled (0UL)
- #define TWI_ENABLE_ENABLE_Enabled (5UL)
- #define TWI_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWI_PSEL_SCL_CONNECT_Msk (0x1UL << TWI_PSEL_SCL_CONNECT_Pos)
- #define TWI_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWI_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWI_PSEL_SCL_PIN_Pos (0UL)
- #define TWI_PSEL_SCL_PIN_Msk (0x1FUL << TWI_PSEL_SCL_PIN_Pos)
- #define TWI_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWI_PSEL_SDA_CONNECT_Msk (0x1UL << TWI_PSEL_SDA_CONNECT_Pos)
- #define TWI_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWI_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWI_PSEL_SDA_PIN_Pos (0UL)
- #define TWI_PSEL_SDA_PIN_Msk (0x1FUL << TWI_PSEL_SDA_PIN_Pos)
- #define TWI_RXD_RXD_Pos (0UL)
- #define TWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos)
- #define TWI_TXD_TXD_Pos (0UL)
- #define TWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos)
- #define TWI_FREQUENCY_FREQUENCY_Pos (0UL)
- #define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos)
- #define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
- #define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL)
- #define TWI_ADDRESS_ADDRESS_Pos (0UL)
- #define TWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos)
- #define TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define TWIM_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define TWIM_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define TWIM_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define TWIM_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define TWIM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TWIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWIM_TASKS_STOP_TASKS_STOP_Pos)
- #define TWIM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define TWIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define TWIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWIM_TASKS_RESUME_TASKS_RESUME_Pos)
- #define TWIM_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos (0UL)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk (0x1UL << TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_NotGenerated (0UL)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Generated (1UL)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos (0UL)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Msk (0x1UL << TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_NotGenerated (0UL)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Generated (1UL)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos (0UL)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Msk (0x1UL << TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_NotGenerated (0UL)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Generated (1UL)
- #define TWIM_SHORTS_LASTRX_STOP_Pos (12UL)
- #define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos)
- #define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Pos (11UL)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTRX_SUSPEND_Pos)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Enabled (1UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos)
- #define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_STOP_Pos (9UL)
- #define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos)
- #define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos)
- #define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL)
- #define TWIM_INTEN_LASTTX_Pos (24UL)
- #define TWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos)
- #define TWIM_INTEN_LASTTX_Disabled (0UL)
- #define TWIM_INTEN_LASTTX_Enabled (1UL)
- #define TWIM_INTEN_LASTRX_Pos (23UL)
- #define TWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos)
- #define TWIM_INTEN_LASTRX_Disabled (0UL)
- #define TWIM_INTEN_LASTRX_Enabled (1UL)
- #define TWIM_INTEN_TXSTARTED_Pos (20UL)
- #define TWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos)
- #define TWIM_INTEN_TXSTARTED_Disabled (0UL)
- #define TWIM_INTEN_TXSTARTED_Enabled (1UL)
- #define TWIM_INTEN_RXSTARTED_Pos (19UL)
- #define TWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos)
- #define TWIM_INTEN_RXSTARTED_Disabled (0UL)
- #define TWIM_INTEN_RXSTARTED_Enabled (1UL)
- #define TWIM_INTEN_SUSPENDED_Pos (18UL)
- #define TWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos)
- #define TWIM_INTEN_SUSPENDED_Disabled (0UL)
- #define TWIM_INTEN_SUSPENDED_Enabled (1UL)
- #define TWIM_INTEN_ERROR_Pos (9UL)
- #define TWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos)
- #define TWIM_INTEN_ERROR_Disabled (0UL)
- #define TWIM_INTEN_ERROR_Enabled (1UL)
- #define TWIM_INTEN_STOPPED_Pos (1UL)
- #define TWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos)
- #define TWIM_INTEN_STOPPED_Disabled (0UL)
- #define TWIM_INTEN_STOPPED_Enabled (1UL)
- #define TWIM_INTENSET_LASTTX_Pos (24UL)
- #define TWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos)
- #define TWIM_INTENSET_LASTTX_Disabled (0UL)
- #define TWIM_INTENSET_LASTTX_Enabled (1UL)
- #define TWIM_INTENSET_LASTTX_Set (1UL)
- #define TWIM_INTENSET_LASTRX_Pos (23UL)
- #define TWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos)
- #define TWIM_INTENSET_LASTRX_Disabled (0UL)
- #define TWIM_INTENSET_LASTRX_Enabled (1UL)
- #define TWIM_INTENSET_LASTRX_Set (1UL)
- #define TWIM_INTENSET_TXSTARTED_Pos (20UL)
- #define TWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos)
- #define TWIM_INTENSET_TXSTARTED_Disabled (0UL)
- #define TWIM_INTENSET_TXSTARTED_Enabled (1UL)
- #define TWIM_INTENSET_TXSTARTED_Set (1UL)
- #define TWIM_INTENSET_RXSTARTED_Pos (19UL)
- #define TWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos)
- #define TWIM_INTENSET_RXSTARTED_Disabled (0UL)
- #define TWIM_INTENSET_RXSTARTED_Enabled (1UL)
- #define TWIM_INTENSET_RXSTARTED_Set (1UL)
- #define TWIM_INTENSET_SUSPENDED_Pos (18UL)
- #define TWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos)
- #define TWIM_INTENSET_SUSPENDED_Disabled (0UL)
- #define TWIM_INTENSET_SUSPENDED_Enabled (1UL)
- #define TWIM_INTENSET_SUSPENDED_Set (1UL)
- #define TWIM_INTENSET_ERROR_Pos (9UL)
- #define TWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos)
- #define TWIM_INTENSET_ERROR_Disabled (0UL)
- #define TWIM_INTENSET_ERROR_Enabled (1UL)
- #define TWIM_INTENSET_ERROR_Set (1UL)
- #define TWIM_INTENSET_STOPPED_Pos (1UL)
- #define TWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos)
- #define TWIM_INTENSET_STOPPED_Disabled (0UL)
- #define TWIM_INTENSET_STOPPED_Enabled (1UL)
- #define TWIM_INTENSET_STOPPED_Set (1UL)
- #define TWIM_INTENCLR_LASTTX_Pos (24UL)
- #define TWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos)
- #define TWIM_INTENCLR_LASTTX_Disabled (0UL)
- #define TWIM_INTENCLR_LASTTX_Enabled (1UL)
- #define TWIM_INTENCLR_LASTTX_Clear (1UL)
- #define TWIM_INTENCLR_LASTRX_Pos (23UL)
- #define TWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos)
- #define TWIM_INTENCLR_LASTRX_Disabled (0UL)
- #define TWIM_INTENCLR_LASTRX_Enabled (1UL)
- #define TWIM_INTENCLR_LASTRX_Clear (1UL)
- #define TWIM_INTENCLR_TXSTARTED_Pos (20UL)
- #define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos)
- #define TWIM_INTENCLR_TXSTARTED_Disabled (0UL)
- #define TWIM_INTENCLR_TXSTARTED_Enabled (1UL)
- #define TWIM_INTENCLR_TXSTARTED_Clear (1UL)
- #define TWIM_INTENCLR_RXSTARTED_Pos (19UL)
- #define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos)
- #define TWIM_INTENCLR_RXSTARTED_Disabled (0UL)
- #define TWIM_INTENCLR_RXSTARTED_Enabled (1UL)
- #define TWIM_INTENCLR_RXSTARTED_Clear (1UL)
- #define TWIM_INTENCLR_SUSPENDED_Pos (18UL)
- #define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos)
- #define TWIM_INTENCLR_SUSPENDED_Disabled (0UL)
- #define TWIM_INTENCLR_SUSPENDED_Enabled (1UL)
- #define TWIM_INTENCLR_SUSPENDED_Clear (1UL)
- #define TWIM_INTENCLR_ERROR_Pos (9UL)
- #define TWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos)
- #define TWIM_INTENCLR_ERROR_Disabled (0UL)
- #define TWIM_INTENCLR_ERROR_Enabled (1UL)
- #define TWIM_INTENCLR_ERROR_Clear (1UL)
- #define TWIM_INTENCLR_STOPPED_Pos (1UL)
- #define TWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos)
- #define TWIM_INTENCLR_STOPPED_Disabled (0UL)
- #define TWIM_INTENCLR_STOPPED_Enabled (1UL)
- #define TWIM_INTENCLR_STOPPED_Clear (1UL)
- #define TWIM_ERRORSRC_DNACK_Pos (2UL)
- #define TWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos)
- #define TWIM_ERRORSRC_DNACK_NotReceived (0UL)
- #define TWIM_ERRORSRC_DNACK_Received (1UL)
- #define TWIM_ERRORSRC_ANACK_Pos (1UL)
- #define TWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos)
- #define TWIM_ERRORSRC_ANACK_NotReceived (0UL)
- #define TWIM_ERRORSRC_ANACK_Received (1UL)
- #define TWIM_ERRORSRC_OVERRUN_Pos (0UL)
- #define TWIM_ERRORSRC_OVERRUN_Msk (0x1UL << TWIM_ERRORSRC_OVERRUN_Pos)
- #define TWIM_ERRORSRC_OVERRUN_NotReceived (0UL)
- #define TWIM_ERRORSRC_OVERRUN_Received (1UL)
- #define TWIM_ENABLE_ENABLE_Pos (0UL)
- #define TWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos)
- #define TWIM_ENABLE_ENABLE_Disabled (0UL)
- #define TWIM_ENABLE_ENABLE_Enabled (6UL)
- #define TWIM_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos)
- #define TWIM_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWIM_PSEL_SCL_PIN_Pos (0UL)
- #define TWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos)
- #define TWIM_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos)
- #define TWIM_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWIM_PSEL_SDA_PIN_Pos (0UL)
- #define TWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos)
- #define TWIM_FREQUENCY_FREQUENCY_Pos (0UL)
- #define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos)
- #define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
- #define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL)
- #define TWIM_RXD_PTR_PTR_Pos (0UL)
- #define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos)
- #define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIM_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos)
- #define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIM_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos)
- #define TWIM_RXD_LIST_LIST_Pos (0UL)
- #define TWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos)
- #define TWIM_RXD_LIST_LIST_Disabled (0UL)
- #define TWIM_RXD_LIST_LIST_ArrayList (1UL)
- #define TWIM_TXD_PTR_PTR_Pos (0UL)
- #define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos)
- #define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIM_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos)
- #define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIM_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos)
- #define TWIM_TXD_LIST_LIST_Pos (0UL)
- #define TWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos)
- #define TWIM_TXD_LIST_LIST_Disabled (0UL)
- #define TWIM_TXD_LIST_LIST_ArrayList (1UL)
- #define TWIM_ADDRESS_ADDRESS_Pos (0UL)
- #define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos)
- #define TWIS_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TWIS_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWIS_TASKS_STOP_TASKS_STOP_Pos)
- #define TWIS_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define TWIS_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define TWIS_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWIS_TASKS_RESUME_TASKS_RESUME_Pos)
- #define TWIS_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos (0UL)
- #define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Msk (0x1UL << TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos)
- #define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Trigger (1UL)
- #define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos (0UL)
- #define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Msk (0x1UL << TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos)
- #define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Trigger (1UL)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos (0UL)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_Msk (0x1UL << TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_NotGenerated (0UL)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_Generated (1UL)
- #define TWIS_EVENTS_READ_EVENTS_READ_Pos (0UL)
- #define TWIS_EVENTS_READ_EVENTS_READ_Msk (0x1UL << TWIS_EVENTS_READ_EVENTS_READ_Pos)
- #define TWIS_EVENTS_READ_EVENTS_READ_NotGenerated (0UL)
- #define TWIS_EVENTS_READ_EVENTS_READ_Generated (1UL)
- #define TWIS_SHORTS_READ_SUSPEND_Pos (14UL)
- #define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos)
- #define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL)
- #define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos)
- #define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL)
- #define TWIS_INTEN_READ_Pos (26UL)
- #define TWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos)
- #define TWIS_INTEN_READ_Disabled (0UL)
- #define TWIS_INTEN_READ_Enabled (1UL)
- #define TWIS_INTEN_WRITE_Pos (25UL)
- #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos)
- #define TWIS_INTEN_WRITE_Disabled (0UL)
- #define TWIS_INTEN_WRITE_Enabled (1UL)
- #define TWIS_INTEN_TXSTARTED_Pos (20UL)
- #define TWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos)
- #define TWIS_INTEN_TXSTARTED_Disabled (0UL)
- #define TWIS_INTEN_TXSTARTED_Enabled (1UL)
- #define TWIS_INTEN_RXSTARTED_Pos (19UL)
- #define TWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos)
- #define TWIS_INTEN_RXSTARTED_Disabled (0UL)
- #define TWIS_INTEN_RXSTARTED_Enabled (1UL)
- #define TWIS_INTEN_ERROR_Pos (9UL)
- #define TWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos)
- #define TWIS_INTEN_ERROR_Disabled (0UL)
- #define TWIS_INTEN_ERROR_Enabled (1UL)
- #define TWIS_INTEN_STOPPED_Pos (1UL)
- #define TWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos)
- #define TWIS_INTEN_STOPPED_Disabled (0UL)
- #define TWIS_INTEN_STOPPED_Enabled (1UL)
- #define TWIS_INTENSET_READ_Pos (26UL)
- #define TWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos)
- #define TWIS_INTENSET_READ_Disabled (0UL)
- #define TWIS_INTENSET_READ_Enabled (1UL)
- #define TWIS_INTENSET_READ_Set (1UL)
- #define TWIS_INTENSET_WRITE_Pos (25UL)
- #define TWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos)
- #define TWIS_INTENSET_WRITE_Disabled (0UL)
- #define TWIS_INTENSET_WRITE_Enabled (1UL)
- #define TWIS_INTENSET_WRITE_Set (1UL)
- #define TWIS_INTENSET_TXSTARTED_Pos (20UL)
- #define TWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos)
- #define TWIS_INTENSET_TXSTARTED_Disabled (0UL)
- #define TWIS_INTENSET_TXSTARTED_Enabled (1UL)
- #define TWIS_INTENSET_TXSTARTED_Set (1UL)
- #define TWIS_INTENSET_RXSTARTED_Pos (19UL)
- #define TWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos)
- #define TWIS_INTENSET_RXSTARTED_Disabled (0UL)
- #define TWIS_INTENSET_RXSTARTED_Enabled (1UL)
- #define TWIS_INTENSET_RXSTARTED_Set (1UL)
- #define TWIS_INTENSET_ERROR_Pos (9UL)
- #define TWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos)
- #define TWIS_INTENSET_ERROR_Disabled (0UL)
- #define TWIS_INTENSET_ERROR_Enabled (1UL)
- #define TWIS_INTENSET_ERROR_Set (1UL)
- #define TWIS_INTENSET_STOPPED_Pos (1UL)
- #define TWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos)
- #define TWIS_INTENSET_STOPPED_Disabled (0UL)
- #define TWIS_INTENSET_STOPPED_Enabled (1UL)
- #define TWIS_INTENSET_STOPPED_Set (1UL)
- #define TWIS_INTENCLR_READ_Pos (26UL)
- #define TWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos)
- #define TWIS_INTENCLR_READ_Disabled (0UL)
- #define TWIS_INTENCLR_READ_Enabled (1UL)
- #define TWIS_INTENCLR_READ_Clear (1UL)
- #define TWIS_INTENCLR_WRITE_Pos (25UL)
- #define TWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos)
- #define TWIS_INTENCLR_WRITE_Disabled (0UL)
- #define TWIS_INTENCLR_WRITE_Enabled (1UL)
- #define TWIS_INTENCLR_WRITE_Clear (1UL)
- #define TWIS_INTENCLR_TXSTARTED_Pos (20UL)
- #define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos)
- #define TWIS_INTENCLR_TXSTARTED_Disabled (0UL)
- #define TWIS_INTENCLR_TXSTARTED_Enabled (1UL)
- #define TWIS_INTENCLR_TXSTARTED_Clear (1UL)
- #define TWIS_INTENCLR_RXSTARTED_Pos (19UL)
- #define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos)
- #define TWIS_INTENCLR_RXSTARTED_Disabled (0UL)
- #define TWIS_INTENCLR_RXSTARTED_Enabled (1UL)
- #define TWIS_INTENCLR_RXSTARTED_Clear (1UL)
- #define TWIS_INTENCLR_ERROR_Pos (9UL)
- #define TWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos)
- #define TWIS_INTENCLR_ERROR_Disabled (0UL)
- #define TWIS_INTENCLR_ERROR_Enabled (1UL)
- #define TWIS_INTENCLR_ERROR_Clear (1UL)
- #define TWIS_INTENCLR_STOPPED_Pos (1UL)
- #define TWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos)
- #define TWIS_INTENCLR_STOPPED_Disabled (0UL)
- #define TWIS_INTENCLR_STOPPED_Enabled (1UL)
- #define TWIS_INTENCLR_STOPPED_Clear (1UL)
- #define TWIS_ERRORSRC_OVERREAD_Pos (3UL)
- #define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos)
- #define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL)
- #define TWIS_ERRORSRC_OVERREAD_Detected (1UL)
- #define TWIS_ERRORSRC_DNACK_Pos (2UL)
- #define TWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos)
- #define TWIS_ERRORSRC_DNACK_NotReceived (0UL)
- #define TWIS_ERRORSRC_DNACK_Received (1UL)
- #define TWIS_ERRORSRC_OVERFLOW_Pos (0UL)
- #define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos)
- #define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL)
- #define TWIS_ERRORSRC_OVERFLOW_Detected (1UL)
- #define TWIS_MATCH_MATCH_Pos (0UL)
- #define TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos)
- #define TWIS_ENABLE_ENABLE_Pos (0UL)
- #define TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos)
- #define TWIS_ENABLE_ENABLE_Disabled (0UL)
- #define TWIS_ENABLE_ENABLE_Enabled (9UL)
- #define TWIS_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos)
- #define TWIS_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWIS_PSEL_SCL_PIN_Pos (0UL)
- #define TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos)
- #define TWIS_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos)
- #define TWIS_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWIS_PSEL_SDA_PIN_Pos (0UL)
- #define TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos)
- #define TWIS_RXD_PTR_PTR_Pos (0UL)
- #define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos)
- #define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIS_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos)
- #define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIS_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos)
- #define TWIS_RXD_LIST_LIST_Pos (0UL)
- #define TWIS_RXD_LIST_LIST_Msk (0x3UL << TWIS_RXD_LIST_LIST_Pos)
- #define TWIS_RXD_LIST_LIST_Disabled (0UL)
- #define TWIS_RXD_LIST_LIST_ArrayList (1UL)
- #define TWIS_TXD_PTR_PTR_Pos (0UL)
- #define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos)
- #define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIS_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos)
- #define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIS_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos)
- #define TWIS_TXD_LIST_LIST_Pos (0UL)
- #define TWIS_TXD_LIST_LIST_Msk (0x3UL << TWIS_TXD_LIST_LIST_Pos)
- #define TWIS_TXD_LIST_LIST_Disabled (0UL)
- #define TWIS_TXD_LIST_LIST_ArrayList (1UL)
- #define TWIS_ADDRESS_ADDRESS_Pos (0UL)
- #define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos)
- #define TWIS_CONFIG_ADDRESS1_Pos (1UL)
- #define TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos)
- #define TWIS_CONFIG_ADDRESS1_Disabled (0UL)
- #define TWIS_CONFIG_ADDRESS1_Enabled (1UL)
- #define TWIS_CONFIG_ADDRESS0_Pos (0UL)
- #define TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos)
- #define TWIS_CONFIG_ADDRESS0_Disabled (0UL)
- #define TWIS_CONFIG_ADDRESS0_Enabled (1UL)
- #define TWIS_ORC_ORC_Pos (0UL)
- #define TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos)
- #define UART_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define UART_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << UART_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define UART_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define UART_TASKS_STOPRX_TASKS_STOPRX_Pos (0UL)
- #define UART_TASKS_STOPRX_TASKS_STOPRX_Msk (0x1UL << UART_TASKS_STOPRX_TASKS_STOPRX_Pos)
- #define UART_TASKS_STOPRX_TASKS_STOPRX_Trigger (1UL)
- #define UART_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define UART_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << UART_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define UART_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define UART_TASKS_STOPTX_TASKS_STOPTX_Pos (0UL)
- #define UART_TASKS_STOPTX_TASKS_STOPTX_Msk (0x1UL << UART_TASKS_STOPTX_TASKS_STOPTX_Pos)
- #define UART_TASKS_STOPTX_TASKS_STOPTX_Trigger (1UL)
- #define UART_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define UART_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << UART_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define UART_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define UART_EVENTS_CTS_EVENTS_CTS_Pos (0UL)
- #define UART_EVENTS_CTS_EVENTS_CTS_Msk (0x1UL << UART_EVENTS_CTS_EVENTS_CTS_Pos)
- #define UART_EVENTS_CTS_EVENTS_CTS_NotGenerated (0UL)
- #define UART_EVENTS_CTS_EVENTS_CTS_Generated (1UL)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_Pos (0UL)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_Msk (0x1UL << UART_EVENTS_NCTS_EVENTS_NCTS_Pos)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_NotGenerated (0UL)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_Generated (1UL)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos (0UL)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk (0x1UL << UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_NotGenerated (0UL)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Generated (1UL)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos (0UL)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk (0x1UL << UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_NotGenerated (0UL)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Generated (1UL)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << UART_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_Pos (0UL)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_Msk (0x1UL << UART_EVENTS_RXTO_EVENTS_RXTO_Pos)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_NotGenerated (0UL)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_Generated (1UL)
- #define UART_SHORTS_NCTS_STOPRX_Pos (4UL)
- #define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos)
- #define UART_SHORTS_NCTS_STOPRX_Disabled (0UL)
- #define UART_SHORTS_NCTS_STOPRX_Enabled (1UL)
- #define UART_SHORTS_CTS_STARTRX_Pos (3UL)
- #define UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos)
- #define UART_SHORTS_CTS_STARTRX_Disabled (0UL)
- #define UART_SHORTS_CTS_STARTRX_Enabled (1UL)
- #define UART_INTENSET_RXTO_Pos (17UL)
- #define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos)
- #define UART_INTENSET_RXTO_Disabled (0UL)
- #define UART_INTENSET_RXTO_Enabled (1UL)
- #define UART_INTENSET_RXTO_Set (1UL)
- #define UART_INTENSET_ERROR_Pos (9UL)
- #define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos)
- #define UART_INTENSET_ERROR_Disabled (0UL)
- #define UART_INTENSET_ERROR_Enabled (1UL)
- #define UART_INTENSET_ERROR_Set (1UL)
- #define UART_INTENSET_TXDRDY_Pos (7UL)
- #define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos)
- #define UART_INTENSET_TXDRDY_Disabled (0UL)
- #define UART_INTENSET_TXDRDY_Enabled (1UL)
- #define UART_INTENSET_TXDRDY_Set (1UL)
- #define UART_INTENSET_RXDRDY_Pos (2UL)
- #define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos)
- #define UART_INTENSET_RXDRDY_Disabled (0UL)
- #define UART_INTENSET_RXDRDY_Enabled (1UL)
- #define UART_INTENSET_RXDRDY_Set (1UL)
- #define UART_INTENSET_NCTS_Pos (1UL)
- #define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos)
- #define UART_INTENSET_NCTS_Disabled (0UL)
- #define UART_INTENSET_NCTS_Enabled (1UL)
- #define UART_INTENSET_NCTS_Set (1UL)
- #define UART_INTENSET_CTS_Pos (0UL)
- #define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos)
- #define UART_INTENSET_CTS_Disabled (0UL)
- #define UART_INTENSET_CTS_Enabled (1UL)
- #define UART_INTENSET_CTS_Set (1UL)
- #define UART_INTENCLR_RXTO_Pos (17UL)
- #define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos)
- #define UART_INTENCLR_RXTO_Disabled (0UL)
- #define UART_INTENCLR_RXTO_Enabled (1UL)
- #define UART_INTENCLR_RXTO_Clear (1UL)
- #define UART_INTENCLR_ERROR_Pos (9UL)
- #define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos)
- #define UART_INTENCLR_ERROR_Disabled (0UL)
- #define UART_INTENCLR_ERROR_Enabled (1UL)
- #define UART_INTENCLR_ERROR_Clear (1UL)
- #define UART_INTENCLR_TXDRDY_Pos (7UL)
- #define UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos)
- #define UART_INTENCLR_TXDRDY_Disabled (0UL)
- #define UART_INTENCLR_TXDRDY_Enabled (1UL)
- #define UART_INTENCLR_TXDRDY_Clear (1UL)
- #define UART_INTENCLR_RXDRDY_Pos (2UL)
- #define UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos)
- #define UART_INTENCLR_RXDRDY_Disabled (0UL)
- #define UART_INTENCLR_RXDRDY_Enabled (1UL)
- #define UART_INTENCLR_RXDRDY_Clear (1UL)
- #define UART_INTENCLR_NCTS_Pos (1UL)
- #define UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos)
- #define UART_INTENCLR_NCTS_Disabled (0UL)
- #define UART_INTENCLR_NCTS_Enabled (1UL)
- #define UART_INTENCLR_NCTS_Clear (1UL)
- #define UART_INTENCLR_CTS_Pos (0UL)
- #define UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos)
- #define UART_INTENCLR_CTS_Disabled (0UL)
- #define UART_INTENCLR_CTS_Enabled (1UL)
- #define UART_INTENCLR_CTS_Clear (1UL)
- #define UART_ERRORSRC_BREAK_Pos (3UL)
- #define UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos)
- #define UART_ERRORSRC_BREAK_NotPresent (0UL)
- #define UART_ERRORSRC_BREAK_Present (1UL)
- #define UART_ERRORSRC_FRAMING_Pos (2UL)
- #define UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos)
- #define UART_ERRORSRC_FRAMING_NotPresent (0UL)
- #define UART_ERRORSRC_FRAMING_Present (1UL)
- #define UART_ERRORSRC_PARITY_Pos (1UL)
- #define UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos)
- #define UART_ERRORSRC_PARITY_NotPresent (0UL)
- #define UART_ERRORSRC_PARITY_Present (1UL)
- #define UART_ERRORSRC_OVERRUN_Pos (0UL)
- #define UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos)
- #define UART_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define UART_ERRORSRC_OVERRUN_Present (1UL)
- #define UART_ENABLE_ENABLE_Pos (0UL)
- #define UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos)
- #define UART_ENABLE_ENABLE_Disabled (0UL)
- #define UART_ENABLE_ENABLE_Enabled (4UL)
- #define UART_PSEL_RTS_CONNECT_Pos (31UL)
- #define UART_PSEL_RTS_CONNECT_Msk (0x1UL << UART_PSEL_RTS_CONNECT_Pos)
- #define UART_PSEL_RTS_CONNECT_Connected (0UL)
- #define UART_PSEL_RTS_CONNECT_Disconnected (1UL)
- #define UART_PSEL_RTS_PIN_Pos (0UL)
- #define UART_PSEL_RTS_PIN_Msk (0x1FUL << UART_PSEL_RTS_PIN_Pos)
- #define UART_PSEL_TXD_CONNECT_Pos (31UL)
- #define UART_PSEL_TXD_CONNECT_Msk (0x1UL << UART_PSEL_TXD_CONNECT_Pos)
- #define UART_PSEL_TXD_CONNECT_Connected (0UL)
- #define UART_PSEL_TXD_CONNECT_Disconnected (1UL)
- #define UART_PSEL_TXD_PIN_Pos (0UL)
- #define UART_PSEL_TXD_PIN_Msk (0x1FUL << UART_PSEL_TXD_PIN_Pos)
- #define UART_PSEL_CTS_CONNECT_Pos (31UL)
- #define UART_PSEL_CTS_CONNECT_Msk (0x1UL << UART_PSEL_CTS_CONNECT_Pos)
- #define UART_PSEL_CTS_CONNECT_Connected (0UL)
- #define UART_PSEL_CTS_CONNECT_Disconnected (1UL)
- #define UART_PSEL_CTS_PIN_Pos (0UL)
- #define UART_PSEL_CTS_PIN_Msk (0x1FUL << UART_PSEL_CTS_PIN_Pos)
- #define UART_PSEL_RXD_CONNECT_Pos (31UL)
- #define UART_PSEL_RXD_CONNECT_Msk (0x1UL << UART_PSEL_RXD_CONNECT_Pos)
- #define UART_PSEL_RXD_CONNECT_Connected (0UL)
- #define UART_PSEL_RXD_CONNECT_Disconnected (1UL)
- #define UART_PSEL_RXD_PIN_Pos (0UL)
- #define UART_PSEL_RXD_PIN_Msk (0x1FUL << UART_PSEL_RXD_PIN_Pos)
- #define UART_RXD_RXD_Pos (0UL)
- #define UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos)
- #define UART_TXD_TXD_Pos (0UL)
- #define UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos)
- #define UART_BAUDRATE_BAUDRATE_Pos (0UL)
- #define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos)
- #define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
- #define UART_CONFIG_STOP_Pos (4UL)
- #define UART_CONFIG_STOP_Msk (0x1UL << UART_CONFIG_STOP_Pos)
- #define UART_CONFIG_STOP_One (0UL)
- #define UART_CONFIG_STOP_Two (1UL)
- #define UART_CONFIG_PARITY_Pos (1UL)
- #define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos)
- #define UART_CONFIG_PARITY_Excluded (0x0UL)
- #define UART_CONFIG_PARITY_Included (0x7UL)
- #define UART_CONFIG_HWFC_Pos (0UL)
- #define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos)
- #define UART_CONFIG_HWFC_Disabled (0UL)
- #define UART_CONFIG_HWFC_Enabled (1UL)
- #define UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define UARTE_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define UARTE_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos (0UL)
- #define UARTE_TASKS_STOPRX_TASKS_STOPRX_Msk (0x1UL << UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos)
- #define UARTE_TASKS_STOPRX_TASKS_STOPRX_Trigger (1UL)
- #define UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define UARTE_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define UARTE_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos (0UL)
- #define UARTE_TASKS_STOPTX_TASKS_STOPTX_Msk (0x1UL << UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos)
- #define UARTE_TASKS_STOPTX_TASKS_STOPTX_Trigger (1UL)
- #define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos (0UL)
- #define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Msk (0x1UL << UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos)
- #define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Trigger (1UL)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_Pos (0UL)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_Msk (0x1UL << UARTE_EVENTS_CTS_EVENTS_CTS_Pos)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_NotGenerated (0UL)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_Generated (1UL)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos (0UL)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_Msk (0x1UL << UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_NotGenerated (0UL)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_Generated (1UL)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos (0UL)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk (0x1UL << UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_NotGenerated (0UL)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Generated (1UL)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos (0UL)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk (0x1UL << UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_NotGenerated (0UL)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Generated (1UL)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL << UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_NotGenerated (0UL)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Generated (1UL)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos (0UL)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_Msk (0x1UL << UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_NotGenerated (0UL)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_Generated (1UL)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos (0UL)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Msk (0x1UL << UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_NotGenerated (0UL)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Generated (1UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos)
- #define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos)
- #define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL)
- #define UARTE_INTEN_TXSTOPPED_Pos (22UL)
- #define UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos)
- #define UARTE_INTEN_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTEN_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTEN_TXSTARTED_Pos (20UL)
- #define UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos)
- #define UARTE_INTEN_TXSTARTED_Disabled (0UL)
- #define UARTE_INTEN_TXSTARTED_Enabled (1UL)
- #define UARTE_INTEN_RXSTARTED_Pos (19UL)
- #define UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos)
- #define UARTE_INTEN_RXSTARTED_Disabled (0UL)
- #define UARTE_INTEN_RXSTARTED_Enabled (1UL)
- #define UARTE_INTEN_RXTO_Pos (17UL)
- #define UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos)
- #define UARTE_INTEN_RXTO_Disabled (0UL)
- #define UARTE_INTEN_RXTO_Enabled (1UL)
- #define UARTE_INTEN_ERROR_Pos (9UL)
- #define UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos)
- #define UARTE_INTEN_ERROR_Disabled (0UL)
- #define UARTE_INTEN_ERROR_Enabled (1UL)
- #define UARTE_INTEN_ENDTX_Pos (8UL)
- #define UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos)
- #define UARTE_INTEN_ENDTX_Disabled (0UL)
- #define UARTE_INTEN_ENDTX_Enabled (1UL)
- #define UARTE_INTEN_TXDRDY_Pos (7UL)
- #define UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos)
- #define UARTE_INTEN_TXDRDY_Disabled (0UL)
- #define UARTE_INTEN_TXDRDY_Enabled (1UL)
- #define UARTE_INTEN_ENDRX_Pos (4UL)
- #define UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos)
- #define UARTE_INTEN_ENDRX_Disabled (0UL)
- #define UARTE_INTEN_ENDRX_Enabled (1UL)
- #define UARTE_INTEN_RXDRDY_Pos (2UL)
- #define UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos)
- #define UARTE_INTEN_RXDRDY_Disabled (0UL)
- #define UARTE_INTEN_RXDRDY_Enabled (1UL)
- #define UARTE_INTEN_NCTS_Pos (1UL)
- #define UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos)
- #define UARTE_INTEN_NCTS_Disabled (0UL)
- #define UARTE_INTEN_NCTS_Enabled (1UL)
- #define UARTE_INTEN_CTS_Pos (0UL)
- #define UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos)
- #define UARTE_INTEN_CTS_Disabled (0UL)
- #define UARTE_INTEN_CTS_Enabled (1UL)
- #define UARTE_INTENSET_TXSTOPPED_Pos (22UL)
- #define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos)
- #define UARTE_INTENSET_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTENSET_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTENSET_TXSTOPPED_Set (1UL)
- #define UARTE_INTENSET_TXSTARTED_Pos (20UL)
- #define UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos)
- #define UARTE_INTENSET_TXSTARTED_Disabled (0UL)
- #define UARTE_INTENSET_TXSTARTED_Enabled (1UL)
- #define UARTE_INTENSET_TXSTARTED_Set (1UL)
- #define UARTE_INTENSET_RXSTARTED_Pos (19UL)
- #define UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos)
- #define UARTE_INTENSET_RXSTARTED_Disabled (0UL)
- #define UARTE_INTENSET_RXSTARTED_Enabled (1UL)
- #define UARTE_INTENSET_RXSTARTED_Set (1UL)
- #define UARTE_INTENSET_RXTO_Pos (17UL)
- #define UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos)
- #define UARTE_INTENSET_RXTO_Disabled (0UL)
- #define UARTE_INTENSET_RXTO_Enabled (1UL)
- #define UARTE_INTENSET_RXTO_Set (1UL)
- #define UARTE_INTENSET_ERROR_Pos (9UL)
- #define UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos)
- #define UARTE_INTENSET_ERROR_Disabled (0UL)
- #define UARTE_INTENSET_ERROR_Enabled (1UL)
- #define UARTE_INTENSET_ERROR_Set (1UL)
- #define UARTE_INTENSET_ENDTX_Pos (8UL)
- #define UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos)
- #define UARTE_INTENSET_ENDTX_Disabled (0UL)
- #define UARTE_INTENSET_ENDTX_Enabled (1UL)
- #define UARTE_INTENSET_ENDTX_Set (1UL)
- #define UARTE_INTENSET_TXDRDY_Pos (7UL)
- #define UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos)
- #define UARTE_INTENSET_TXDRDY_Disabled (0UL)
- #define UARTE_INTENSET_TXDRDY_Enabled (1UL)
- #define UARTE_INTENSET_TXDRDY_Set (1UL)
- #define UARTE_INTENSET_ENDRX_Pos (4UL)
- #define UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos)
- #define UARTE_INTENSET_ENDRX_Disabled (0UL)
- #define UARTE_INTENSET_ENDRX_Enabled (1UL)
- #define UARTE_INTENSET_ENDRX_Set (1UL)
- #define UARTE_INTENSET_RXDRDY_Pos (2UL)
- #define UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos)
- #define UARTE_INTENSET_RXDRDY_Disabled (0UL)
- #define UARTE_INTENSET_RXDRDY_Enabled (1UL)
- #define UARTE_INTENSET_RXDRDY_Set (1UL)
- #define UARTE_INTENSET_NCTS_Pos (1UL)
- #define UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos)
- #define UARTE_INTENSET_NCTS_Disabled (0UL)
- #define UARTE_INTENSET_NCTS_Enabled (1UL)
- #define UARTE_INTENSET_NCTS_Set (1UL)
- #define UARTE_INTENSET_CTS_Pos (0UL)
- #define UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos)
- #define UARTE_INTENSET_CTS_Disabled (0UL)
- #define UARTE_INTENSET_CTS_Enabled (1UL)
- #define UARTE_INTENSET_CTS_Set (1UL)
- #define UARTE_INTENCLR_TXSTOPPED_Pos (22UL)
- #define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos)
- #define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTENCLR_TXSTOPPED_Clear (1UL)
- #define UARTE_INTENCLR_TXSTARTED_Pos (20UL)
- #define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos)
- #define UARTE_INTENCLR_TXSTARTED_Disabled (0UL)
- #define UARTE_INTENCLR_TXSTARTED_Enabled (1UL)
- #define UARTE_INTENCLR_TXSTARTED_Clear (1UL)
- #define UARTE_INTENCLR_RXSTARTED_Pos (19UL)
- #define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos)
- #define UARTE_INTENCLR_RXSTARTED_Disabled (0UL)
- #define UARTE_INTENCLR_RXSTARTED_Enabled (1UL)
- #define UARTE_INTENCLR_RXSTARTED_Clear (1UL)
- #define UARTE_INTENCLR_RXTO_Pos (17UL)
- #define UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos)
- #define UARTE_INTENCLR_RXTO_Disabled (0UL)
- #define UARTE_INTENCLR_RXTO_Enabled (1UL)
- #define UARTE_INTENCLR_RXTO_Clear (1UL)
- #define UARTE_INTENCLR_ERROR_Pos (9UL)
- #define UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos)
- #define UARTE_INTENCLR_ERROR_Disabled (0UL)
- #define UARTE_INTENCLR_ERROR_Enabled (1UL)
- #define UARTE_INTENCLR_ERROR_Clear (1UL)
- #define UARTE_INTENCLR_ENDTX_Pos (8UL)
- #define UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos)
- #define UARTE_INTENCLR_ENDTX_Disabled (0UL)
- #define UARTE_INTENCLR_ENDTX_Enabled (1UL)
- #define UARTE_INTENCLR_ENDTX_Clear (1UL)
- #define UARTE_INTENCLR_TXDRDY_Pos (7UL)
- #define UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos)
- #define UARTE_INTENCLR_TXDRDY_Disabled (0UL)
- #define UARTE_INTENCLR_TXDRDY_Enabled (1UL)
- #define UARTE_INTENCLR_TXDRDY_Clear (1UL)
- #define UARTE_INTENCLR_ENDRX_Pos (4UL)
- #define UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos)
- #define UARTE_INTENCLR_ENDRX_Disabled (0UL)
- #define UARTE_INTENCLR_ENDRX_Enabled (1UL)
- #define UARTE_INTENCLR_ENDRX_Clear (1UL)
- #define UARTE_INTENCLR_RXDRDY_Pos (2UL)
- #define UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos)
- #define UARTE_INTENCLR_RXDRDY_Disabled (0UL)
- #define UARTE_INTENCLR_RXDRDY_Enabled (1UL)
- #define UARTE_INTENCLR_RXDRDY_Clear (1UL)
- #define UARTE_INTENCLR_NCTS_Pos (1UL)
- #define UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos)
- #define UARTE_INTENCLR_NCTS_Disabled (0UL)
- #define UARTE_INTENCLR_NCTS_Enabled (1UL)
- #define UARTE_INTENCLR_NCTS_Clear (1UL)
- #define UARTE_INTENCLR_CTS_Pos (0UL)
- #define UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos)
- #define UARTE_INTENCLR_CTS_Disabled (0UL)
- #define UARTE_INTENCLR_CTS_Enabled (1UL)
- #define UARTE_INTENCLR_CTS_Clear (1UL)
- #define UARTE_ERRORSRC_BREAK_Pos (3UL)
- #define UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos)
- #define UARTE_ERRORSRC_BREAK_NotPresent (0UL)
- #define UARTE_ERRORSRC_BREAK_Present (1UL)
- #define UARTE_ERRORSRC_FRAMING_Pos (2UL)
- #define UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos)
- #define UARTE_ERRORSRC_FRAMING_NotPresent (0UL)
- #define UARTE_ERRORSRC_FRAMING_Present (1UL)
- #define UARTE_ERRORSRC_PARITY_Pos (1UL)
- #define UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos)
- #define UARTE_ERRORSRC_PARITY_NotPresent (0UL)
- #define UARTE_ERRORSRC_PARITY_Present (1UL)
- #define UARTE_ERRORSRC_OVERRUN_Pos (0UL)
- #define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos)
- #define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define UARTE_ERRORSRC_OVERRUN_Present (1UL)
- #define UARTE_ENABLE_ENABLE_Pos (0UL)
- #define UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos)
- #define UARTE_ENABLE_ENABLE_Disabled (0UL)
- #define UARTE_ENABLE_ENABLE_Enabled (8UL)
- #define UARTE_PSEL_RTS_CONNECT_Pos (31UL)
- #define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos)
- #define UARTE_PSEL_RTS_CONNECT_Connected (0UL)
- #define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_RTS_PIN_Pos (0UL)
- #define UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos)
- #define UARTE_PSEL_TXD_CONNECT_Pos (31UL)
- #define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos)
- #define UARTE_PSEL_TXD_CONNECT_Connected (0UL)
- #define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_TXD_PIN_Pos (0UL)
- #define UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos)
- #define UARTE_PSEL_CTS_CONNECT_Pos (31UL)
- #define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos)
- #define UARTE_PSEL_CTS_CONNECT_Connected (0UL)
- #define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_CTS_PIN_Pos (0UL)
- #define UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos)
- #define UARTE_PSEL_RXD_CONNECT_Pos (31UL)
- #define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos)
- #define UARTE_PSEL_RXD_CONNECT_Connected (0UL)
- #define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_RXD_PIN_Pos (0UL)
- #define UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos)
- #define UARTE_BAUDRATE_BAUDRATE_Pos (0UL)
- #define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos)
- #define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
- #define UARTE_RXD_PTR_PTR_Pos (0UL)
- #define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos)
- #define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define UARTE_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos)
- #define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define UARTE_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos)
- #define UARTE_TXD_PTR_PTR_Pos (0UL)
- #define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos)
- #define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define UARTE_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos)
- #define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define UARTE_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos)
- #define UARTE_CONFIG_STOP_Pos (4UL)
- #define UARTE_CONFIG_STOP_Msk (0x1UL << UARTE_CONFIG_STOP_Pos)
- #define UARTE_CONFIG_STOP_One (0UL)
- #define UARTE_CONFIG_STOP_Two (1UL)
- #define UARTE_CONFIG_PARITY_Pos (1UL)
- #define UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos)
- #define UARTE_CONFIG_PARITY_Excluded (0x0UL)
- #define UARTE_CONFIG_PARITY_Included (0x7UL)
- #define UARTE_CONFIG_HWFC_Pos (0UL)
- #define UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos)
- #define UARTE_CONFIG_HWFC_Disabled (0UL)
- #define UARTE_CONFIG_HWFC_Enabled (1UL)
- #define UICR_NRFFW_NRFFW_Pos (0UL)
- #define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos)
- #define UICR_NRFHW_NRFHW_Pos (0UL)
- #define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos)
- #define UICR_CUSTOMER_CUSTOMER_Pos (0UL)
- #define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos)
- #define UICR_PSELRESET_CONNECT_Pos (31UL)
- #define UICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos)
- #define UICR_PSELRESET_CONNECT_Connected (0UL)
- #define UICR_PSELRESET_CONNECT_Disconnected (1UL)
- #define UICR_PSELRESET_PIN_Pos (0UL)
- #define UICR_PSELRESET_PIN_Msk (0x1FUL << UICR_PSELRESET_PIN_Pos)
- #define UICR_APPROTECT_PALL_Pos (0UL)
- #define UICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos)
- #define UICR_APPROTECT_PALL_Enabled (0x00UL)
- #define UICR_APPROTECT_PALL_Disabled (0xFFUL)
- #define WDT_TASKS_START_TASKS_START_Pos (0UL)
- #define WDT_TASKS_START_TASKS_START_Msk (0x1UL << WDT_TASKS_START_TASKS_START_Pos)
- #define WDT_TASKS_START_TASKS_START_Trigger (1UL)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos (0UL)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Msk (0x1UL << WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_NotGenerated (0UL)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Generated (1UL)
- #define WDT_INTENSET_TIMEOUT_Pos (0UL)
- #define WDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos)
- #define WDT_INTENSET_TIMEOUT_Disabled (0UL)
- #define WDT_INTENSET_TIMEOUT_Enabled (1UL)
- #define WDT_INTENSET_TIMEOUT_Set (1UL)
- #define WDT_INTENCLR_TIMEOUT_Pos (0UL)
- #define WDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos)
- #define WDT_INTENCLR_TIMEOUT_Disabled (0UL)
- #define WDT_INTENCLR_TIMEOUT_Enabled (1UL)
- #define WDT_INTENCLR_TIMEOUT_Clear (1UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos)
- #define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Running (1UL)
- #define WDT_REQSTATUS_RR7_Pos (7UL)
- #define WDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos)
- #define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR6_Pos (6UL)
- #define WDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos)
- #define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR5_Pos (5UL)
- #define WDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos)
- #define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR4_Pos (4UL)
- #define WDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos)
- #define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR3_Pos (3UL)
- #define WDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos)
- #define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR2_Pos (2UL)
- #define WDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos)
- #define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR1_Pos (1UL)
- #define WDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos)
- #define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR0_Pos (0UL)
- #define WDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos)
- #define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL)
- #define WDT_CRV_CRV_Pos (0UL)
- #define WDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos)
- #define WDT_RREN_RR7_Pos (7UL)
- #define WDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos)
- #define WDT_RREN_RR7_Disabled (0UL)
- #define WDT_RREN_RR7_Enabled (1UL)
- #define WDT_RREN_RR6_Pos (6UL)
- #define WDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos)
- #define WDT_RREN_RR6_Disabled (0UL)
- #define WDT_RREN_RR6_Enabled (1UL)
- #define WDT_RREN_RR5_Pos (5UL)
- #define WDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos)
- #define WDT_RREN_RR5_Disabled (0UL)
- #define WDT_RREN_RR5_Enabled (1UL)
- #define WDT_RREN_RR4_Pos (4UL)
- #define WDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos)
- #define WDT_RREN_RR4_Disabled (0UL)
- #define WDT_RREN_RR4_Enabled (1UL)
- #define WDT_RREN_RR3_Pos (3UL)
- #define WDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos)
- #define WDT_RREN_RR3_Disabled (0UL)
- #define WDT_RREN_RR3_Enabled (1UL)
- #define WDT_RREN_RR2_Pos (2UL)
- #define WDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos)
- #define WDT_RREN_RR2_Disabled (0UL)
- #define WDT_RREN_RR2_Enabled (1UL)
- #define WDT_RREN_RR1_Pos (1UL)
- #define WDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos)
- #define WDT_RREN_RR1_Disabled (0UL)
- #define WDT_RREN_RR1_Enabled (1UL)
- #define WDT_RREN_RR0_Pos (0UL)
- #define WDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos)
- #define WDT_RREN_RR0_Disabled (0UL)
- #define WDT_RREN_RR0_Enabled (1UL)
- #define WDT_CONFIG_HALT_Pos (3UL)
- #define WDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos)
- #define WDT_CONFIG_HALT_Pause (0UL)
- #define WDT_CONFIG_HALT_Run (1UL)
- #define WDT_CONFIG_SLEEP_Pos (0UL)
- #define WDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos)
- #define WDT_CONFIG_SLEEP_Pause (0UL)
- #define WDT_CONFIG_SLEEP_Run (1UL)
- #define WDT_RR_RR_Pos (0UL)
- #define WDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos)
- #define WDT_RR_RR_Reload (0x6E524635UL)
- #endif
|