1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081110821108311084110851108611087110881108911090110911109211093110941109511096110971109811099111001110111102111031110411105111061110711108111091111011111111121111311114111151111611117111181111911120111211112211123111241112511126111271112811129111301113111132111331113411135111361113711138111391114011141111421114311144111451114611147111481114911150111511115211153111541115511156111571115811159111601116111162111631116411165111661116711168111691117011171111721117311174111751117611177111781117911180111811118211183111841118511186111871118811189111901119111192111931119411195111961119711198111991120011201112021120311204112051120611207112081120911210112111121211213112141121511216112171121811219112201122111222112231122411225112261122711228112291123011231112321123311234112351123611237112381123911240112411124211243112441124511246112471124811249112501125111252112531125411255112561125711258112591126011261112621126311264112651126611267112681126911270112711127211273112741127511276112771127811279112801128111282112831128411285112861128711288112891129011291112921129311294112951129611297112981129911300113011130211303113041130511306113071130811309113101131111312113131131411315113161131711318113191132011321113221132311324113251132611327113281132911330113311133211333113341133511336113371133811339113401134111342113431134411345113461134711348113491135011351113521135311354113551135611357113581135911360113611136211363113641136511366113671136811369113701137111372113731137411375113761137711378113791138011381113821138311384113851138611387113881138911390113911139211393113941139511396113971139811399114001140111402114031140411405114061140711408114091141011411114121141311414114151141611417114181141911420114211142211423114241142511426114271142811429114301143111432114331143411435114361143711438114391144011441114421144311444114451144611447114481144911450114511145211453114541145511456114571145811459114601146111462114631146411465114661146711468114691147011471114721147311474114751147611477114781147911480114811148211483114841148511486114871148811489114901149111492114931149411495114961149711498114991150011501115021150311504115051150611507115081150911510115111151211513115141151511516115171151811519115201152111522115231152411525115261152711528115291153011531115321153311534115351153611537115381153911540115411154211543115441154511546115471154811549115501155111552115531155411555115561155711558115591156011561115621156311564115651156611567115681156911570115711157211573115741157511576115771157811579115801158111582115831158411585115861158711588115891159011591115921159311594115951159611597115981159911600116011160211603116041160511606116071160811609116101161111612116131161411615116161161711618116191162011621116221162311624116251162611627116281162911630116311163211633116341163511636116371163811639116401164111642116431164411645116461164711648116491165011651116521165311654116551165611657116581165911660116611166211663116641166511666116671166811669116701167111672116731167411675116761167711678116791168011681116821168311684116851168611687116881168911690116911169211693116941169511696116971169811699117001170111702117031170411705117061170711708117091171011711117121171311714117151171611717117181171911720117211172211723117241172511726117271172811729117301173111732117331173411735117361173711738117391174011741117421174311744117451174611747117481174911750117511175211753117541175511756117571175811759117601176111762117631176411765117661176711768117691177011771117721177311774117751177611777117781177911780117811178211783117841178511786117871178811789117901179111792117931179411795117961179711798117991180011801118021180311804118051180611807118081180911810118111181211813118141181511816118171181811819118201182111822118231182411825118261182711828118291183011831118321183311834118351183611837118381183911840118411184211843118441184511846118471184811849118501185111852118531185411855118561185711858118591186011861118621186311864118651186611867118681186911870118711187211873118741187511876118771187811879118801188111882118831188411885118861188711888118891189011891118921189311894118951189611897118981189911900119011190211903119041190511906119071190811909119101191111912119131191411915119161191711918119191192011921119221192311924119251192611927119281192911930119311193211933119341193511936119371193811939119401194111942119431194411945119461194711948119491195011951119521195311954119551195611957119581195911960119611196211963119641196511966119671196811969119701197111972119731197411975119761197711978119791198011981119821198311984119851198611987119881198911990119911199211993119941199511996119971199811999120001200112002120031200412005120061200712008120091201012011120121201312014120151201612017120181201912020120211202212023120241202512026120271202812029120301203112032120331203412035 |
- #ifndef __NRF52811_BITS_H
- #define __NRF52811_BITS_H
- #define AAR_TASKS_START_TASKS_START_Pos (0UL)
- #define AAR_TASKS_START_TASKS_START_Msk (0x1UL << AAR_TASKS_START_TASKS_START_Pos)
- #define AAR_TASKS_START_TASKS_START_Trigger (1UL)
- #define AAR_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define AAR_TASKS_STOP_TASKS_STOP_Msk (0x1UL << AAR_TASKS_STOP_TASKS_STOP_Pos)
- #define AAR_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define AAR_EVENTS_END_EVENTS_END_Pos (0UL)
- #define AAR_EVENTS_END_EVENTS_END_Msk (0x1UL << AAR_EVENTS_END_EVENTS_END_Pos)
- #define AAR_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define AAR_EVENTS_END_EVENTS_END_Generated (1UL)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos (0UL)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Msk (0x1UL << AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_NotGenerated (0UL)
- #define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Generated (1UL)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos (0UL)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Msk (0x1UL << AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_NotGenerated (0UL)
- #define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Generated (1UL)
- #define AAR_INTENSET_NOTRESOLVED_Pos (2UL)
- #define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos)
- #define AAR_INTENSET_NOTRESOLVED_Disabled (0UL)
- #define AAR_INTENSET_NOTRESOLVED_Enabled (1UL)
- #define AAR_INTENSET_NOTRESOLVED_Set (1UL)
- #define AAR_INTENSET_RESOLVED_Pos (1UL)
- #define AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos)
- #define AAR_INTENSET_RESOLVED_Disabled (0UL)
- #define AAR_INTENSET_RESOLVED_Enabled (1UL)
- #define AAR_INTENSET_RESOLVED_Set (1UL)
- #define AAR_INTENSET_END_Pos (0UL)
- #define AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos)
- #define AAR_INTENSET_END_Disabled (0UL)
- #define AAR_INTENSET_END_Enabled (1UL)
- #define AAR_INTENSET_END_Set (1UL)
- #define AAR_INTENCLR_NOTRESOLVED_Pos (2UL)
- #define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos)
- #define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL)
- #define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL)
- #define AAR_INTENCLR_NOTRESOLVED_Clear (1UL)
- #define AAR_INTENCLR_RESOLVED_Pos (1UL)
- #define AAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos)
- #define AAR_INTENCLR_RESOLVED_Disabled (0UL)
- #define AAR_INTENCLR_RESOLVED_Enabled (1UL)
- #define AAR_INTENCLR_RESOLVED_Clear (1UL)
- #define AAR_INTENCLR_END_Pos (0UL)
- #define AAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos)
- #define AAR_INTENCLR_END_Disabled (0UL)
- #define AAR_INTENCLR_END_Enabled (1UL)
- #define AAR_INTENCLR_END_Clear (1UL)
- #define AAR_STATUS_STATUS_Pos (0UL)
- #define AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos)
- #define AAR_ENABLE_ENABLE_Pos (0UL)
- #define AAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos)
- #define AAR_ENABLE_ENABLE_Disabled (0UL)
- #define AAR_ENABLE_ENABLE_Enabled (3UL)
- #define AAR_NIRK_NIRK_Pos (0UL)
- #define AAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos)
- #define AAR_IRKPTR_IRKPTR_Pos (0UL)
- #define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos)
- #define AAR_ADDRPTR_ADDRPTR_Pos (0UL)
- #define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos)
- #define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
- #define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos)
- #define BPROT_CONFIG0_REGION31_Pos (31UL)
- #define BPROT_CONFIG0_REGION31_Msk (0x1UL << BPROT_CONFIG0_REGION31_Pos)
- #define BPROT_CONFIG0_REGION31_Disabled (0UL)
- #define BPROT_CONFIG0_REGION31_Enabled (1UL)
- #define BPROT_CONFIG0_REGION30_Pos (30UL)
- #define BPROT_CONFIG0_REGION30_Msk (0x1UL << BPROT_CONFIG0_REGION30_Pos)
- #define BPROT_CONFIG0_REGION30_Disabled (0UL)
- #define BPROT_CONFIG0_REGION30_Enabled (1UL)
- #define BPROT_CONFIG0_REGION29_Pos (29UL)
- #define BPROT_CONFIG0_REGION29_Msk (0x1UL << BPROT_CONFIG0_REGION29_Pos)
- #define BPROT_CONFIG0_REGION29_Disabled (0UL)
- #define BPROT_CONFIG0_REGION29_Enabled (1UL)
- #define BPROT_CONFIG0_REGION28_Pos (28UL)
- #define BPROT_CONFIG0_REGION28_Msk (0x1UL << BPROT_CONFIG0_REGION28_Pos)
- #define BPROT_CONFIG0_REGION28_Disabled (0UL)
- #define BPROT_CONFIG0_REGION28_Enabled (1UL)
- #define BPROT_CONFIG0_REGION27_Pos (27UL)
- #define BPROT_CONFIG0_REGION27_Msk (0x1UL << BPROT_CONFIG0_REGION27_Pos)
- #define BPROT_CONFIG0_REGION27_Disabled (0UL)
- #define BPROT_CONFIG0_REGION27_Enabled (1UL)
- #define BPROT_CONFIG0_REGION26_Pos (26UL)
- #define BPROT_CONFIG0_REGION26_Msk (0x1UL << BPROT_CONFIG0_REGION26_Pos)
- #define BPROT_CONFIG0_REGION26_Disabled (0UL)
- #define BPROT_CONFIG0_REGION26_Enabled (1UL)
- #define BPROT_CONFIG0_REGION25_Pos (25UL)
- #define BPROT_CONFIG0_REGION25_Msk (0x1UL << BPROT_CONFIG0_REGION25_Pos)
- #define BPROT_CONFIG0_REGION25_Disabled (0UL)
- #define BPROT_CONFIG0_REGION25_Enabled (1UL)
- #define BPROT_CONFIG0_REGION24_Pos (24UL)
- #define BPROT_CONFIG0_REGION24_Msk (0x1UL << BPROT_CONFIG0_REGION24_Pos)
- #define BPROT_CONFIG0_REGION24_Disabled (0UL)
- #define BPROT_CONFIG0_REGION24_Enabled (1UL)
- #define BPROT_CONFIG0_REGION23_Pos (23UL)
- #define BPROT_CONFIG0_REGION23_Msk (0x1UL << BPROT_CONFIG0_REGION23_Pos)
- #define BPROT_CONFIG0_REGION23_Disabled (0UL)
- #define BPROT_CONFIG0_REGION23_Enabled (1UL)
- #define BPROT_CONFIG0_REGION22_Pos (22UL)
- #define BPROT_CONFIG0_REGION22_Msk (0x1UL << BPROT_CONFIG0_REGION22_Pos)
- #define BPROT_CONFIG0_REGION22_Disabled (0UL)
- #define BPROT_CONFIG0_REGION22_Enabled (1UL)
- #define BPROT_CONFIG0_REGION21_Pos (21UL)
- #define BPROT_CONFIG0_REGION21_Msk (0x1UL << BPROT_CONFIG0_REGION21_Pos)
- #define BPROT_CONFIG0_REGION21_Disabled (0UL)
- #define BPROT_CONFIG0_REGION21_Enabled (1UL)
- #define BPROT_CONFIG0_REGION20_Pos (20UL)
- #define BPROT_CONFIG0_REGION20_Msk (0x1UL << BPROT_CONFIG0_REGION20_Pos)
- #define BPROT_CONFIG0_REGION20_Disabled (0UL)
- #define BPROT_CONFIG0_REGION20_Enabled (1UL)
- #define BPROT_CONFIG0_REGION19_Pos (19UL)
- #define BPROT_CONFIG0_REGION19_Msk (0x1UL << BPROT_CONFIG0_REGION19_Pos)
- #define BPROT_CONFIG0_REGION19_Disabled (0UL)
- #define BPROT_CONFIG0_REGION19_Enabled (1UL)
- #define BPROT_CONFIG0_REGION18_Pos (18UL)
- #define BPROT_CONFIG0_REGION18_Msk (0x1UL << BPROT_CONFIG0_REGION18_Pos)
- #define BPROT_CONFIG0_REGION18_Disabled (0UL)
- #define BPROT_CONFIG0_REGION18_Enabled (1UL)
- #define BPROT_CONFIG0_REGION17_Pos (17UL)
- #define BPROT_CONFIG0_REGION17_Msk (0x1UL << BPROT_CONFIG0_REGION17_Pos)
- #define BPROT_CONFIG0_REGION17_Disabled (0UL)
- #define BPROT_CONFIG0_REGION17_Enabled (1UL)
- #define BPROT_CONFIG0_REGION16_Pos (16UL)
- #define BPROT_CONFIG0_REGION16_Msk (0x1UL << BPROT_CONFIG0_REGION16_Pos)
- #define BPROT_CONFIG0_REGION16_Disabled (0UL)
- #define BPROT_CONFIG0_REGION16_Enabled (1UL)
- #define BPROT_CONFIG0_REGION15_Pos (15UL)
- #define BPROT_CONFIG0_REGION15_Msk (0x1UL << BPROT_CONFIG0_REGION15_Pos)
- #define BPROT_CONFIG0_REGION15_Disabled (0UL)
- #define BPROT_CONFIG0_REGION15_Enabled (1UL)
- #define BPROT_CONFIG0_REGION14_Pos (14UL)
- #define BPROT_CONFIG0_REGION14_Msk (0x1UL << BPROT_CONFIG0_REGION14_Pos)
- #define BPROT_CONFIG0_REGION14_Disabled (0UL)
- #define BPROT_CONFIG0_REGION14_Enabled (1UL)
- #define BPROT_CONFIG0_REGION13_Pos (13UL)
- #define BPROT_CONFIG0_REGION13_Msk (0x1UL << BPROT_CONFIG0_REGION13_Pos)
- #define BPROT_CONFIG0_REGION13_Disabled (0UL)
- #define BPROT_CONFIG0_REGION13_Enabled (1UL)
- #define BPROT_CONFIG0_REGION12_Pos (12UL)
- #define BPROT_CONFIG0_REGION12_Msk (0x1UL << BPROT_CONFIG0_REGION12_Pos)
- #define BPROT_CONFIG0_REGION12_Disabled (0UL)
- #define BPROT_CONFIG0_REGION12_Enabled (1UL)
- #define BPROT_CONFIG0_REGION11_Pos (11UL)
- #define BPROT_CONFIG0_REGION11_Msk (0x1UL << BPROT_CONFIG0_REGION11_Pos)
- #define BPROT_CONFIG0_REGION11_Disabled (0UL)
- #define BPROT_CONFIG0_REGION11_Enabled (1UL)
- #define BPROT_CONFIG0_REGION10_Pos (10UL)
- #define BPROT_CONFIG0_REGION10_Msk (0x1UL << BPROT_CONFIG0_REGION10_Pos)
- #define BPROT_CONFIG0_REGION10_Disabled (0UL)
- #define BPROT_CONFIG0_REGION10_Enabled (1UL)
- #define BPROT_CONFIG0_REGION9_Pos (9UL)
- #define BPROT_CONFIG0_REGION9_Msk (0x1UL << BPROT_CONFIG0_REGION9_Pos)
- #define BPROT_CONFIG0_REGION9_Disabled (0UL)
- #define BPROT_CONFIG0_REGION9_Enabled (1UL)
- #define BPROT_CONFIG0_REGION8_Pos (8UL)
- #define BPROT_CONFIG0_REGION8_Msk (0x1UL << BPROT_CONFIG0_REGION8_Pos)
- #define BPROT_CONFIG0_REGION8_Disabled (0UL)
- #define BPROT_CONFIG0_REGION8_Enabled (1UL)
- #define BPROT_CONFIG0_REGION7_Pos (7UL)
- #define BPROT_CONFIG0_REGION7_Msk (0x1UL << BPROT_CONFIG0_REGION7_Pos)
- #define BPROT_CONFIG0_REGION7_Disabled (0UL)
- #define BPROT_CONFIG0_REGION7_Enabled (1UL)
- #define BPROT_CONFIG0_REGION6_Pos (6UL)
- #define BPROT_CONFIG0_REGION6_Msk (0x1UL << BPROT_CONFIG0_REGION6_Pos)
- #define BPROT_CONFIG0_REGION6_Disabled (0UL)
- #define BPROT_CONFIG0_REGION6_Enabled (1UL)
- #define BPROT_CONFIG0_REGION5_Pos (5UL)
- #define BPROT_CONFIG0_REGION5_Msk (0x1UL << BPROT_CONFIG0_REGION5_Pos)
- #define BPROT_CONFIG0_REGION5_Disabled (0UL)
- #define BPROT_CONFIG0_REGION5_Enabled (1UL)
- #define BPROT_CONFIG0_REGION4_Pos (4UL)
- #define BPROT_CONFIG0_REGION4_Msk (0x1UL << BPROT_CONFIG0_REGION4_Pos)
- #define BPROT_CONFIG0_REGION4_Disabled (0UL)
- #define BPROT_CONFIG0_REGION4_Enabled (1UL)
- #define BPROT_CONFIG0_REGION3_Pos (3UL)
- #define BPROT_CONFIG0_REGION3_Msk (0x1UL << BPROT_CONFIG0_REGION3_Pos)
- #define BPROT_CONFIG0_REGION3_Disabled (0UL)
- #define BPROT_CONFIG0_REGION3_Enabled (1UL)
- #define BPROT_CONFIG0_REGION2_Pos (2UL)
- #define BPROT_CONFIG0_REGION2_Msk (0x1UL << BPROT_CONFIG0_REGION2_Pos)
- #define BPROT_CONFIG0_REGION2_Disabled (0UL)
- #define BPROT_CONFIG0_REGION2_Enabled (1UL)
- #define BPROT_CONFIG0_REGION1_Pos (1UL)
- #define BPROT_CONFIG0_REGION1_Msk (0x1UL << BPROT_CONFIG0_REGION1_Pos)
- #define BPROT_CONFIG0_REGION1_Disabled (0UL)
- #define BPROT_CONFIG0_REGION1_Enabled (1UL)
- #define BPROT_CONFIG0_REGION0_Pos (0UL)
- #define BPROT_CONFIG0_REGION0_Msk (0x1UL << BPROT_CONFIG0_REGION0_Pos)
- #define BPROT_CONFIG0_REGION0_Disabled (0UL)
- #define BPROT_CONFIG0_REGION0_Enabled (1UL)
- #define BPROT_CONFIG1_REGION47_Pos (15UL)
- #define BPROT_CONFIG1_REGION47_Msk (0x1UL << BPROT_CONFIG1_REGION47_Pos)
- #define BPROT_CONFIG1_REGION47_Disabled (0UL)
- #define BPROT_CONFIG1_REGION47_Enabled (1UL)
- #define BPROT_CONFIG1_REGION46_Pos (14UL)
- #define BPROT_CONFIG1_REGION46_Msk (0x1UL << BPROT_CONFIG1_REGION46_Pos)
- #define BPROT_CONFIG1_REGION46_Disabled (0UL)
- #define BPROT_CONFIG1_REGION46_Enabled (1UL)
- #define BPROT_CONFIG1_REGION45_Pos (13UL)
- #define BPROT_CONFIG1_REGION45_Msk (0x1UL << BPROT_CONFIG1_REGION45_Pos)
- #define BPROT_CONFIG1_REGION45_Disabled (0UL)
- #define BPROT_CONFIG1_REGION45_Enabled (1UL)
- #define BPROT_CONFIG1_REGION44_Pos (12UL)
- #define BPROT_CONFIG1_REGION44_Msk (0x1UL << BPROT_CONFIG1_REGION44_Pos)
- #define BPROT_CONFIG1_REGION44_Disabled (0UL)
- #define BPROT_CONFIG1_REGION44_Enabled (1UL)
- #define BPROT_CONFIG1_REGION43_Pos (11UL)
- #define BPROT_CONFIG1_REGION43_Msk (0x1UL << BPROT_CONFIG1_REGION43_Pos)
- #define BPROT_CONFIG1_REGION43_Disabled (0UL)
- #define BPROT_CONFIG1_REGION43_Enabled (1UL)
- #define BPROT_CONFIG1_REGION42_Pos (10UL)
- #define BPROT_CONFIG1_REGION42_Msk (0x1UL << BPROT_CONFIG1_REGION42_Pos)
- #define BPROT_CONFIG1_REGION42_Disabled (0UL)
- #define BPROT_CONFIG1_REGION42_Enabled (1UL)
- #define BPROT_CONFIG1_REGION41_Pos (9UL)
- #define BPROT_CONFIG1_REGION41_Msk (0x1UL << BPROT_CONFIG1_REGION41_Pos)
- #define BPROT_CONFIG1_REGION41_Disabled (0UL)
- #define BPROT_CONFIG1_REGION41_Enabled (1UL)
- #define BPROT_CONFIG1_REGION40_Pos (8UL)
- #define BPROT_CONFIG1_REGION40_Msk (0x1UL << BPROT_CONFIG1_REGION40_Pos)
- #define BPROT_CONFIG1_REGION40_Disabled (0UL)
- #define BPROT_CONFIG1_REGION40_Enabled (1UL)
- #define BPROT_CONFIG1_REGION39_Pos (7UL)
- #define BPROT_CONFIG1_REGION39_Msk (0x1UL << BPROT_CONFIG1_REGION39_Pos)
- #define BPROT_CONFIG1_REGION39_Disabled (0UL)
- #define BPROT_CONFIG1_REGION39_Enabled (1UL)
- #define BPROT_CONFIG1_REGION38_Pos (6UL)
- #define BPROT_CONFIG1_REGION38_Msk (0x1UL << BPROT_CONFIG1_REGION38_Pos)
- #define BPROT_CONFIG1_REGION38_Disabled (0UL)
- #define BPROT_CONFIG1_REGION38_Enabled (1UL)
- #define BPROT_CONFIG1_REGION37_Pos (5UL)
- #define BPROT_CONFIG1_REGION37_Msk (0x1UL << BPROT_CONFIG1_REGION37_Pos)
- #define BPROT_CONFIG1_REGION37_Disabled (0UL)
- #define BPROT_CONFIG1_REGION37_Enabled (1UL)
- #define BPROT_CONFIG1_REGION36_Pos (4UL)
- #define BPROT_CONFIG1_REGION36_Msk (0x1UL << BPROT_CONFIG1_REGION36_Pos)
- #define BPROT_CONFIG1_REGION36_Disabled (0UL)
- #define BPROT_CONFIG1_REGION36_Enabled (1UL)
- #define BPROT_CONFIG1_REGION35_Pos (3UL)
- #define BPROT_CONFIG1_REGION35_Msk (0x1UL << BPROT_CONFIG1_REGION35_Pos)
- #define BPROT_CONFIG1_REGION35_Disabled (0UL)
- #define BPROT_CONFIG1_REGION35_Enabled (1UL)
- #define BPROT_CONFIG1_REGION34_Pos (2UL)
- #define BPROT_CONFIG1_REGION34_Msk (0x1UL << BPROT_CONFIG1_REGION34_Pos)
- #define BPROT_CONFIG1_REGION34_Disabled (0UL)
- #define BPROT_CONFIG1_REGION34_Enabled (1UL)
- #define BPROT_CONFIG1_REGION33_Pos (1UL)
- #define BPROT_CONFIG1_REGION33_Msk (0x1UL << BPROT_CONFIG1_REGION33_Pos)
- #define BPROT_CONFIG1_REGION33_Disabled (0UL)
- #define BPROT_CONFIG1_REGION33_Enabled (1UL)
- #define BPROT_CONFIG1_REGION32_Pos (0UL)
- #define BPROT_CONFIG1_REGION32_Msk (0x1UL << BPROT_CONFIG1_REGION32_Pos)
- #define BPROT_CONFIG1_REGION32_Disabled (0UL)
- #define BPROT_CONFIG1_REGION32_Enabled (1UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL)
- #define CCM_TASKS_KSGEN_TASKS_KSGEN_Pos (0UL)
- #define CCM_TASKS_KSGEN_TASKS_KSGEN_Msk (0x1UL << CCM_TASKS_KSGEN_TASKS_KSGEN_Pos)
- #define CCM_TASKS_KSGEN_TASKS_KSGEN_Trigger (1UL)
- #define CCM_TASKS_CRYPT_TASKS_CRYPT_Pos (0UL)
- #define CCM_TASKS_CRYPT_TASKS_CRYPT_Msk (0x1UL << CCM_TASKS_CRYPT_TASKS_CRYPT_Pos)
- #define CCM_TASKS_CRYPT_TASKS_CRYPT_Trigger (1UL)
- #define CCM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define CCM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << CCM_TASKS_STOP_TASKS_STOP_Pos)
- #define CCM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos (0UL)
- #define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Msk (0x1UL << CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos)
- #define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Trigger (1UL)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos (0UL)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Msk (0x1UL << CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_NotGenerated (0UL)
- #define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Generated (1UL)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos (0UL)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Msk (0x1UL << CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_NotGenerated (0UL)
- #define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Generated (1UL)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << CCM_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define CCM_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL)
- #define CCM_INTENSET_ERROR_Pos (2UL)
- #define CCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos)
- #define CCM_INTENSET_ERROR_Disabled (0UL)
- #define CCM_INTENSET_ERROR_Enabled (1UL)
- #define CCM_INTENSET_ERROR_Set (1UL)
- #define CCM_INTENSET_ENDCRYPT_Pos (1UL)
- #define CCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos)
- #define CCM_INTENSET_ENDCRYPT_Disabled (0UL)
- #define CCM_INTENSET_ENDCRYPT_Enabled (1UL)
- #define CCM_INTENSET_ENDCRYPT_Set (1UL)
- #define CCM_INTENSET_ENDKSGEN_Pos (0UL)
- #define CCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos)
- #define CCM_INTENSET_ENDKSGEN_Disabled (0UL)
- #define CCM_INTENSET_ENDKSGEN_Enabled (1UL)
- #define CCM_INTENSET_ENDKSGEN_Set (1UL)
- #define CCM_INTENCLR_ERROR_Pos (2UL)
- #define CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos)
- #define CCM_INTENCLR_ERROR_Disabled (0UL)
- #define CCM_INTENCLR_ERROR_Enabled (1UL)
- #define CCM_INTENCLR_ERROR_Clear (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Pos (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos)
- #define CCM_INTENCLR_ENDCRYPT_Disabled (0UL)
- #define CCM_INTENCLR_ENDCRYPT_Enabled (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Clear (1UL)
- #define CCM_INTENCLR_ENDKSGEN_Pos (0UL)
- #define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos)
- #define CCM_INTENCLR_ENDKSGEN_Disabled (0UL)
- #define CCM_INTENCLR_ENDKSGEN_Enabled (1UL)
- #define CCM_INTENCLR_ENDKSGEN_Clear (1UL)
- #define CCM_MICSTATUS_MICSTATUS_Pos (0UL)
- #define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos)
- #define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL)
- #define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL)
- #define CCM_ENABLE_ENABLE_Pos (0UL)
- #define CCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos)
- #define CCM_ENABLE_ENABLE_Disabled (0UL)
- #define CCM_ENABLE_ENABLE_Enabled (2UL)
- #define CCM_MODE_LENGTH_Pos (24UL)
- #define CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos)
- #define CCM_MODE_LENGTH_Default (0UL)
- #define CCM_MODE_LENGTH_Extended (1UL)
- #define CCM_MODE_DATARATE_Pos (16UL)
- #define CCM_MODE_DATARATE_Msk (0x3UL << CCM_MODE_DATARATE_Pos)
- #define CCM_MODE_DATARATE_1Mbit (0UL)
- #define CCM_MODE_DATARATE_2Mbit (1UL)
- #define CCM_MODE_DATARATE_125Kbps (2UL)
- #define CCM_MODE_DATARATE_500Kbps (3UL)
- #define CCM_MODE_MODE_Pos (0UL)
- #define CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos)
- #define CCM_MODE_MODE_Encryption (0UL)
- #define CCM_MODE_MODE_Decryption (1UL)
- #define CCM_CNFPTR_CNFPTR_Pos (0UL)
- #define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos)
- #define CCM_INPTR_INPTR_Pos (0UL)
- #define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos)
- #define CCM_OUTPTR_OUTPTR_Pos (0UL)
- #define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos)
- #define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
- #define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos)
- #define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos (0UL)
- #define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk (0xFFUL << CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_Pos (0UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_Msk (0x3UL << CCM_RATEOVERRIDE_RATEOVERRIDE_Pos)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit (0UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit (1UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps (2UL)
- #define CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps (3UL)
- #define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos (0UL)
- #define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Msk (0x1UL << CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos)
- #define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Trigger (1UL)
- #define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos (0UL)
- #define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Msk (0x1UL << CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos)
- #define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Trigger (1UL)
- #define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos (0UL)
- #define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Msk (0x1UL << CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos)
- #define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Trigger (1UL)
- #define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos (0UL)
- #define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Msk (0x1UL << CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos)
- #define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Trigger (1UL)
- #define CLOCK_TASKS_CAL_TASKS_CAL_Pos (0UL)
- #define CLOCK_TASKS_CAL_TASKS_CAL_Msk (0x1UL << CLOCK_TASKS_CAL_TASKS_CAL_Pos)
- #define CLOCK_TASKS_CAL_TASKS_CAL_Trigger (1UL)
- #define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos (0UL)
- #define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Msk (0x1UL << CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos)
- #define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Trigger (1UL)
- #define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos (0UL)
- #define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Msk (0x1UL << CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos)
- #define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Trigger (1UL)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Msk (0x1UL << CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_NotGenerated (0UL)
- #define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Generated (1UL)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos (0UL)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Msk (0x1UL << CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_NotGenerated (0UL)
- #define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Generated (1UL)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_Pos (0UL)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL << CLOCK_EVENTS_DONE_EVENTS_DONE_Pos)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_NotGenerated (0UL)
- #define CLOCK_EVENTS_DONE_EVENTS_DONE_Generated (1UL)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos (0UL)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Msk (0x1UL << CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_NotGenerated (0UL)
- #define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Generated (1UL)
- #define CLOCK_INTENSET_CTTO_Pos (4UL)
- #define CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos)
- #define CLOCK_INTENSET_CTTO_Disabled (0UL)
- #define CLOCK_INTENSET_CTTO_Enabled (1UL)
- #define CLOCK_INTENSET_CTTO_Set (1UL)
- #define CLOCK_INTENSET_DONE_Pos (3UL)
- #define CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos)
- #define CLOCK_INTENSET_DONE_Disabled (0UL)
- #define CLOCK_INTENSET_DONE_Enabled (1UL)
- #define CLOCK_INTENSET_DONE_Set (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos)
- #define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos)
- #define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL)
- #define CLOCK_INTENCLR_CTTO_Pos (4UL)
- #define CLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos)
- #define CLOCK_INTENCLR_CTTO_Disabled (0UL)
- #define CLOCK_INTENCLR_CTTO_Enabled (1UL)
- #define CLOCK_INTENCLR_CTTO_Clear (1UL)
- #define CLOCK_INTENCLR_DONE_Pos (3UL)
- #define CLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos)
- #define CLOCK_INTENCLR_DONE_Disabled (0UL)
- #define CLOCK_INTENCLR_DONE_Enabled (1UL)
- #define CLOCK_INTENCLR_DONE_Clear (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL)
- #define CLOCK_HFCLKRUN_STATUS_Pos (0UL)
- #define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos)
- #define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL)
- #define CLOCK_HFCLKRUN_STATUS_Triggered (1UL)
- #define CLOCK_HFCLKSTAT_STATE_Pos (16UL)
- #define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos)
- #define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL)
- #define CLOCK_HFCLKSTAT_STATE_Running (1UL)
- #define CLOCK_HFCLKSTAT_SRC_Pos (0UL)
- #define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos)
- #define CLOCK_HFCLKSTAT_SRC_RC (0UL)
- #define CLOCK_HFCLKSTAT_SRC_Xtal (1UL)
- #define CLOCK_LFCLKRUN_STATUS_Pos (0UL)
- #define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos)
- #define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL)
- #define CLOCK_LFCLKRUN_STATUS_Triggered (1UL)
- #define CLOCK_LFCLKSTAT_STATE_Pos (16UL)
- #define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos)
- #define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL)
- #define CLOCK_LFCLKSTAT_STATE_Running (1UL)
- #define CLOCK_LFCLKSTAT_SRC_Pos (0UL)
- #define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos)
- #define CLOCK_LFCLKSTAT_SRC_RC (0UL)
- #define CLOCK_LFCLKSTAT_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSTAT_SRC_Synth (2UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos)
- #define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos)
- #define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL)
- #define CLOCK_LFCLKSRC_BYPASS_Pos (16UL)
- #define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos)
- #define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL)
- #define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL)
- #define CLOCK_LFCLKSRC_SRC_Pos (0UL)
- #define CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos)
- #define CLOCK_LFCLKSRC_SRC_RC (0UL)
- #define CLOCK_LFCLKSRC_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSRC_SRC_Synth (2UL)
- #define CLOCK_CTIV_CTIV_Pos (0UL)
- #define CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos)
- #define COMP_TASKS_START_TASKS_START_Pos (0UL)
- #define COMP_TASKS_START_TASKS_START_Msk (0x1UL << COMP_TASKS_START_TASKS_START_Pos)
- #define COMP_TASKS_START_TASKS_START_Trigger (1UL)
- #define COMP_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define COMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL << COMP_TASKS_STOP_TASKS_STOP_Pos)
- #define COMP_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL)
- #define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL << COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos)
- #define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Trigger (1UL)
- #define COMP_EVENTS_READY_EVENTS_READY_Pos (0UL)
- #define COMP_EVENTS_READY_EVENTS_READY_Msk (0x1UL << COMP_EVENTS_READY_EVENTS_READY_Pos)
- #define COMP_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
- #define COMP_EVENTS_READY_EVENTS_READY_Generated (1UL)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_Pos (0UL)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_Msk (0x1UL << COMP_EVENTS_DOWN_EVENTS_DOWN_Pos)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_NotGenerated (0UL)
- #define COMP_EVENTS_DOWN_EVENTS_DOWN_Generated (1UL)
- #define COMP_EVENTS_UP_EVENTS_UP_Pos (0UL)
- #define COMP_EVENTS_UP_EVENTS_UP_Msk (0x1UL << COMP_EVENTS_UP_EVENTS_UP_Pos)
- #define COMP_EVENTS_UP_EVENTS_UP_NotGenerated (0UL)
- #define COMP_EVENTS_UP_EVENTS_UP_Generated (1UL)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_Pos (0UL)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_Msk (0x1UL << COMP_EVENTS_CROSS_EVENTS_CROSS_Pos)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_NotGenerated (0UL)
- #define COMP_EVENTS_CROSS_EVENTS_CROSS_Generated (1UL)
- #define COMP_SHORTS_CROSS_STOP_Pos (4UL)
- #define COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos)
- #define COMP_SHORTS_CROSS_STOP_Disabled (0UL)
- #define COMP_SHORTS_CROSS_STOP_Enabled (1UL)
- #define COMP_SHORTS_UP_STOP_Pos (3UL)
- #define COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos)
- #define COMP_SHORTS_UP_STOP_Disabled (0UL)
- #define COMP_SHORTS_UP_STOP_Enabled (1UL)
- #define COMP_SHORTS_DOWN_STOP_Pos (2UL)
- #define COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos)
- #define COMP_SHORTS_DOWN_STOP_Disabled (0UL)
- #define COMP_SHORTS_DOWN_STOP_Enabled (1UL)
- #define COMP_SHORTS_READY_STOP_Pos (1UL)
- #define COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos)
- #define COMP_SHORTS_READY_STOP_Disabled (0UL)
- #define COMP_SHORTS_READY_STOP_Enabled (1UL)
- #define COMP_SHORTS_READY_SAMPLE_Pos (0UL)
- #define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos)
- #define COMP_SHORTS_READY_SAMPLE_Disabled (0UL)
- #define COMP_SHORTS_READY_SAMPLE_Enabled (1UL)
- #define COMP_INTEN_CROSS_Pos (3UL)
- #define COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos)
- #define COMP_INTEN_CROSS_Disabled (0UL)
- #define COMP_INTEN_CROSS_Enabled (1UL)
- #define COMP_INTEN_UP_Pos (2UL)
- #define COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos)
- #define COMP_INTEN_UP_Disabled (0UL)
- #define COMP_INTEN_UP_Enabled (1UL)
- #define COMP_INTEN_DOWN_Pos (1UL)
- #define COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos)
- #define COMP_INTEN_DOWN_Disabled (0UL)
- #define COMP_INTEN_DOWN_Enabled (1UL)
- #define COMP_INTEN_READY_Pos (0UL)
- #define COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos)
- #define COMP_INTEN_READY_Disabled (0UL)
- #define COMP_INTEN_READY_Enabled (1UL)
- #define COMP_INTENSET_CROSS_Pos (3UL)
- #define COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos)
- #define COMP_INTENSET_CROSS_Disabled (0UL)
- #define COMP_INTENSET_CROSS_Enabled (1UL)
- #define COMP_INTENSET_CROSS_Set (1UL)
- #define COMP_INTENSET_UP_Pos (2UL)
- #define COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos)
- #define COMP_INTENSET_UP_Disabled (0UL)
- #define COMP_INTENSET_UP_Enabled (1UL)
- #define COMP_INTENSET_UP_Set (1UL)
- #define COMP_INTENSET_DOWN_Pos (1UL)
- #define COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos)
- #define COMP_INTENSET_DOWN_Disabled (0UL)
- #define COMP_INTENSET_DOWN_Enabled (1UL)
- #define COMP_INTENSET_DOWN_Set (1UL)
- #define COMP_INTENSET_READY_Pos (0UL)
- #define COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos)
- #define COMP_INTENSET_READY_Disabled (0UL)
- #define COMP_INTENSET_READY_Enabled (1UL)
- #define COMP_INTENSET_READY_Set (1UL)
- #define COMP_INTENCLR_CROSS_Pos (3UL)
- #define COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos)
- #define COMP_INTENCLR_CROSS_Disabled (0UL)
- #define COMP_INTENCLR_CROSS_Enabled (1UL)
- #define COMP_INTENCLR_CROSS_Clear (1UL)
- #define COMP_INTENCLR_UP_Pos (2UL)
- #define COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos)
- #define COMP_INTENCLR_UP_Disabled (0UL)
- #define COMP_INTENCLR_UP_Enabled (1UL)
- #define COMP_INTENCLR_UP_Clear (1UL)
- #define COMP_INTENCLR_DOWN_Pos (1UL)
- #define COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos)
- #define COMP_INTENCLR_DOWN_Disabled (0UL)
- #define COMP_INTENCLR_DOWN_Enabled (1UL)
- #define COMP_INTENCLR_DOWN_Clear (1UL)
- #define COMP_INTENCLR_READY_Pos (0UL)
- #define COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos)
- #define COMP_INTENCLR_READY_Disabled (0UL)
- #define COMP_INTENCLR_READY_Enabled (1UL)
- #define COMP_INTENCLR_READY_Clear (1UL)
- #define COMP_RESULT_RESULT_Pos (0UL)
- #define COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos)
- #define COMP_RESULT_RESULT_Below (0UL)
- #define COMP_RESULT_RESULT_Above (1UL)
- #define COMP_ENABLE_ENABLE_Pos (0UL)
- #define COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos)
- #define COMP_ENABLE_ENABLE_Disabled (0UL)
- #define COMP_ENABLE_ENABLE_Enabled (2UL)
- #define COMP_PSEL_PSEL_Pos (0UL)
- #define COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos)
- #define COMP_PSEL_PSEL_AnalogInput0 (0UL)
- #define COMP_PSEL_PSEL_AnalogInput1 (1UL)
- #define COMP_PSEL_PSEL_AnalogInput2 (2UL)
- #define COMP_PSEL_PSEL_AnalogInput3 (3UL)
- #define COMP_PSEL_PSEL_AnalogInput4 (4UL)
- #define COMP_PSEL_PSEL_AnalogInput5 (5UL)
- #define COMP_PSEL_PSEL_AnalogInput6 (6UL)
- #define COMP_PSEL_PSEL_VddDiv2 (7UL)
- #define COMP_REFSEL_REFSEL_Pos (0UL)
- #define COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos)
- #define COMP_REFSEL_REFSEL_Int1V2 (0UL)
- #define COMP_REFSEL_REFSEL_Int1V8 (1UL)
- #define COMP_REFSEL_REFSEL_Int2V4 (2UL)
- #define COMP_REFSEL_REFSEL_VDD (4UL)
- #define COMP_REFSEL_REFSEL_ARef (5UL)
- #define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
- #define COMP_EXTREFSEL_EXTREFSEL_Msk (0x7UL << COMP_EXTREFSEL_EXTREFSEL_Pos)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference2 (2UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference3 (3UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference4 (4UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference5 (5UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference6 (6UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference7 (7UL)
- #define COMP_TH_THUP_Pos (8UL)
- #define COMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos)
- #define COMP_TH_THDOWN_Pos (0UL)
- #define COMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos)
- #define COMP_MODE_MAIN_Pos (8UL)
- #define COMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos)
- #define COMP_MODE_MAIN_SE (0UL)
- #define COMP_MODE_MAIN_Diff (1UL)
- #define COMP_MODE_SP_Pos (0UL)
- #define COMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos)
- #define COMP_MODE_SP_Low (0UL)
- #define COMP_MODE_SP_Normal (1UL)
- #define COMP_MODE_SP_High (2UL)
- #define COMP_HYST_HYST_Pos (0UL)
- #define COMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos)
- #define COMP_HYST_HYST_NoHyst (0UL)
- #define COMP_HYST_HYST_Hyst50mV (1UL)
- #define ECB_TASKS_STARTECB_TASKS_STARTECB_Pos (0UL)
- #define ECB_TASKS_STARTECB_TASKS_STARTECB_Msk (0x1UL << ECB_TASKS_STARTECB_TASKS_STARTECB_Pos)
- #define ECB_TASKS_STARTECB_TASKS_STARTECB_Trigger (1UL)
- #define ECB_TASKS_STOPECB_TASKS_STOPECB_Pos (0UL)
- #define ECB_TASKS_STOPECB_TASKS_STOPECB_Msk (0x1UL << ECB_TASKS_STOPECB_TASKS_STOPECB_Pos)
- #define ECB_TASKS_STOPECB_TASKS_STOPECB_Trigger (1UL)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos (0UL)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Msk (0x1UL << ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_NotGenerated (0UL)
- #define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Generated (1UL)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos (0UL)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Msk (0x1UL << ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_NotGenerated (0UL)
- #define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Generated (1UL)
- #define ECB_INTENSET_ERRORECB_Pos (1UL)
- #define ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos)
- #define ECB_INTENSET_ERRORECB_Disabled (0UL)
- #define ECB_INTENSET_ERRORECB_Enabled (1UL)
- #define ECB_INTENSET_ERRORECB_Set (1UL)
- #define ECB_INTENSET_ENDECB_Pos (0UL)
- #define ECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos)
- #define ECB_INTENSET_ENDECB_Disabled (0UL)
- #define ECB_INTENSET_ENDECB_Enabled (1UL)
- #define ECB_INTENSET_ENDECB_Set (1UL)
- #define ECB_INTENCLR_ERRORECB_Pos (1UL)
- #define ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos)
- #define ECB_INTENCLR_ERRORECB_Disabled (0UL)
- #define ECB_INTENCLR_ERRORECB_Enabled (1UL)
- #define ECB_INTENCLR_ERRORECB_Clear (1UL)
- #define ECB_INTENCLR_ENDECB_Pos (0UL)
- #define ECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos)
- #define ECB_INTENCLR_ENDECB_Disabled (0UL)
- #define ECB_INTENCLR_ENDECB_Enabled (1UL)
- #define ECB_INTENCLR_ENDECB_Clear (1UL)
- #define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL)
- #define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos)
- #define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos (0UL)
- #define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Msk (0x1UL << EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos)
- #define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Trigger (1UL)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos (0UL)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Msk (0x1UL << EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_NotGenerated (0UL)
- #define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Generated (1UL)
- #define EGU_INTEN_TRIGGERED15_Pos (15UL)
- #define EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos)
- #define EGU_INTEN_TRIGGERED15_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED15_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED14_Pos (14UL)
- #define EGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos)
- #define EGU_INTEN_TRIGGERED14_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED14_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED13_Pos (13UL)
- #define EGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos)
- #define EGU_INTEN_TRIGGERED13_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED13_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED12_Pos (12UL)
- #define EGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos)
- #define EGU_INTEN_TRIGGERED12_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED12_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED11_Pos (11UL)
- #define EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos)
- #define EGU_INTEN_TRIGGERED11_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED11_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED10_Pos (10UL)
- #define EGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos)
- #define EGU_INTEN_TRIGGERED10_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED10_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED9_Pos (9UL)
- #define EGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos)
- #define EGU_INTEN_TRIGGERED9_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED9_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED8_Pos (8UL)
- #define EGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos)
- #define EGU_INTEN_TRIGGERED8_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED8_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED7_Pos (7UL)
- #define EGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos)
- #define EGU_INTEN_TRIGGERED7_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED7_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED6_Pos (6UL)
- #define EGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos)
- #define EGU_INTEN_TRIGGERED6_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED6_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED5_Pos (5UL)
- #define EGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos)
- #define EGU_INTEN_TRIGGERED5_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED5_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED4_Pos (4UL)
- #define EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos)
- #define EGU_INTEN_TRIGGERED4_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED4_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED3_Pos (3UL)
- #define EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos)
- #define EGU_INTEN_TRIGGERED3_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED3_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED2_Pos (2UL)
- #define EGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos)
- #define EGU_INTEN_TRIGGERED2_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED2_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED1_Pos (1UL)
- #define EGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos)
- #define EGU_INTEN_TRIGGERED1_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED1_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED0_Pos (0UL)
- #define EGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos)
- #define EGU_INTEN_TRIGGERED0_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED15_Pos (15UL)
- #define EGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos)
- #define EGU_INTENSET_TRIGGERED15_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED15_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED15_Set (1UL)
- #define EGU_INTENSET_TRIGGERED14_Pos (14UL)
- #define EGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos)
- #define EGU_INTENSET_TRIGGERED14_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED14_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED14_Set (1UL)
- #define EGU_INTENSET_TRIGGERED13_Pos (13UL)
- #define EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos)
- #define EGU_INTENSET_TRIGGERED13_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED13_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED13_Set (1UL)
- #define EGU_INTENSET_TRIGGERED12_Pos (12UL)
- #define EGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos)
- #define EGU_INTENSET_TRIGGERED12_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED12_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED12_Set (1UL)
- #define EGU_INTENSET_TRIGGERED11_Pos (11UL)
- #define EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos)
- #define EGU_INTENSET_TRIGGERED11_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED11_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED11_Set (1UL)
- #define EGU_INTENSET_TRIGGERED10_Pos (10UL)
- #define EGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos)
- #define EGU_INTENSET_TRIGGERED10_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED10_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED10_Set (1UL)
- #define EGU_INTENSET_TRIGGERED9_Pos (9UL)
- #define EGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos)
- #define EGU_INTENSET_TRIGGERED9_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED9_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED9_Set (1UL)
- #define EGU_INTENSET_TRIGGERED8_Pos (8UL)
- #define EGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos)
- #define EGU_INTENSET_TRIGGERED8_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED8_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED8_Set (1UL)
- #define EGU_INTENSET_TRIGGERED7_Pos (7UL)
- #define EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos)
- #define EGU_INTENSET_TRIGGERED7_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED7_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED7_Set (1UL)
- #define EGU_INTENSET_TRIGGERED6_Pos (6UL)
- #define EGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos)
- #define EGU_INTENSET_TRIGGERED6_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED6_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED6_Set (1UL)
- #define EGU_INTENSET_TRIGGERED5_Pos (5UL)
- #define EGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos)
- #define EGU_INTENSET_TRIGGERED5_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED5_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED5_Set (1UL)
- #define EGU_INTENSET_TRIGGERED4_Pos (4UL)
- #define EGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos)
- #define EGU_INTENSET_TRIGGERED4_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED4_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED4_Set (1UL)
- #define EGU_INTENSET_TRIGGERED3_Pos (3UL)
- #define EGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos)
- #define EGU_INTENSET_TRIGGERED3_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED3_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED3_Set (1UL)
- #define EGU_INTENSET_TRIGGERED2_Pos (2UL)
- #define EGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos)
- #define EGU_INTENSET_TRIGGERED2_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED2_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED2_Set (1UL)
- #define EGU_INTENSET_TRIGGERED1_Pos (1UL)
- #define EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos)
- #define EGU_INTENSET_TRIGGERED1_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED1_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED1_Set (1UL)
- #define EGU_INTENSET_TRIGGERED0_Pos (0UL)
- #define EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos)
- #define EGU_INTENSET_TRIGGERED0_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED0_Set (1UL)
- #define EGU_INTENCLR_TRIGGERED15_Pos (15UL)
- #define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos)
- #define EGU_INTENCLR_TRIGGERED15_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED15_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED15_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED14_Pos (14UL)
- #define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos)
- #define EGU_INTENCLR_TRIGGERED14_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED14_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED14_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED13_Pos (13UL)
- #define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos)
- #define EGU_INTENCLR_TRIGGERED13_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED13_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED13_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED12_Pos (12UL)
- #define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos)
- #define EGU_INTENCLR_TRIGGERED12_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED12_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED12_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED11_Pos (11UL)
- #define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos)
- #define EGU_INTENCLR_TRIGGERED11_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED11_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED11_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED10_Pos (10UL)
- #define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos)
- #define EGU_INTENCLR_TRIGGERED10_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED10_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED10_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED9_Pos (9UL)
- #define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos)
- #define EGU_INTENCLR_TRIGGERED9_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED9_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED9_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED8_Pos (8UL)
- #define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos)
- #define EGU_INTENCLR_TRIGGERED8_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED8_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED8_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED7_Pos (7UL)
- #define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos)
- #define EGU_INTENCLR_TRIGGERED7_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED7_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED7_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED6_Pos (6UL)
- #define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos)
- #define EGU_INTENCLR_TRIGGERED6_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED6_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED6_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED5_Pos (5UL)
- #define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos)
- #define EGU_INTENCLR_TRIGGERED5_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED5_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED5_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED4_Pos (4UL)
- #define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos)
- #define EGU_INTENCLR_TRIGGERED4_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED4_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED4_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED3_Pos (3UL)
- #define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos)
- #define EGU_INTENCLR_TRIGGERED3_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED3_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED3_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED2_Pos (2UL)
- #define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos)
- #define EGU_INTENCLR_TRIGGERED2_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED2_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED2_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Pos (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos)
- #define EGU_INTENCLR_TRIGGERED1_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED1_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED0_Pos (0UL)
- #define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos)
- #define EGU_INTENCLR_TRIGGERED0_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED0_Clear (1UL)
- #define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL)
- #define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos)
- #define FICR_CODESIZE_CODESIZE_Pos (0UL)
- #define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos)
- #define FICR_DEVICEID_DEVICEID_Pos (0UL)
- #define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos)
- #define FICR_ER_ER_Pos (0UL)
- #define FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos)
- #define FICR_IR_IR_Pos (0UL)
- #define FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL)
- #define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL)
- #define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos)
- #define FICR_INFO_PART_PART_Pos (0UL)
- #define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos)
- #define FICR_INFO_PART_PART_N52810 (0x52810UL)
- #define FICR_INFO_PART_PART_N52811 (0x52811UL)
- #define FICR_INFO_PART_PART_N52832 (0x52832UL)
- #define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_VARIANT_VARIANT_Pos (0UL)
- #define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos)
- #define FICR_INFO_VARIANT_VARIANT_AAA0 (0x41414130UL)
- #define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL)
- #define FICR_INFO_VARIANT_VARIANT_AAB0 (0x41414230UL)
- #define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL)
- #define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL)
- #define FICR_INFO_VARIANT_VARIANT_AAC0 (0x41414330UL)
- #define FICR_INFO_VARIANT_VARIANT_AACA (0x41414341UL)
- #define FICR_INFO_VARIANT_VARIANT_AACB (0x41414342UL)
- #define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL)
- #define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos)
- #define FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL)
- #define FICR_INFO_PACKAGE_PACKAGE_QC (0x2003UL)
- #define FICR_INFO_PACKAGE_PACKAGE_CA (0x2004UL)
- #define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_RAM_RAM_Pos (0UL)
- #define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos)
- #define FICR_INFO_RAM_RAM_K24 (0x18UL)
- #define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_FLASH_FLASH_Pos (0UL)
- #define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos)
- #define FICR_INFO_FLASH_FLASH_K192 (0xC0UL)
- #define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL)
- #define FICR_TEMP_A0_A_Pos (0UL)
- #define FICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos)
- #define FICR_TEMP_A1_A_Pos (0UL)
- #define FICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos)
- #define FICR_TEMP_A2_A_Pos (0UL)
- #define FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos)
- #define FICR_TEMP_A3_A_Pos (0UL)
- #define FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos)
- #define FICR_TEMP_A4_A_Pos (0UL)
- #define FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos)
- #define FICR_TEMP_A5_A_Pos (0UL)
- #define FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos)
- #define FICR_TEMP_B0_B_Pos (0UL)
- #define FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos)
- #define FICR_TEMP_B1_B_Pos (0UL)
- #define FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos)
- #define FICR_TEMP_B2_B_Pos (0UL)
- #define FICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos)
- #define FICR_TEMP_B3_B_Pos (0UL)
- #define FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos)
- #define FICR_TEMP_B4_B_Pos (0UL)
- #define FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos)
- #define FICR_TEMP_B5_B_Pos (0UL)
- #define FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos)
- #define FICR_TEMP_T0_T_Pos (0UL)
- #define FICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos)
- #define FICR_TEMP_T1_T_Pos (0UL)
- #define FICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos)
- #define FICR_TEMP_T2_T_Pos (0UL)
- #define FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos)
- #define FICR_TEMP_T3_T_Pos (0UL)
- #define FICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos)
- #define FICR_TEMP_T4_T_Pos (0UL)
- #define FICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos)
- #define GPIOTE_TASKS_OUT_TASKS_OUT_Pos (0UL)
- #define GPIOTE_TASKS_OUT_TASKS_OUT_Msk (0x1UL << GPIOTE_TASKS_OUT_TASKS_OUT_Pos)
- #define GPIOTE_TASKS_OUT_TASKS_OUT_Trigger (1UL)
- #define GPIOTE_TASKS_SET_TASKS_SET_Pos (0UL)
- #define GPIOTE_TASKS_SET_TASKS_SET_Msk (0x1UL << GPIOTE_TASKS_SET_TASKS_SET_Pos)
- #define GPIOTE_TASKS_SET_TASKS_SET_Trigger (1UL)
- #define GPIOTE_TASKS_CLR_TASKS_CLR_Pos (0UL)
- #define GPIOTE_TASKS_CLR_TASKS_CLR_Msk (0x1UL << GPIOTE_TASKS_CLR_TASKS_CLR_Pos)
- #define GPIOTE_TASKS_CLR_TASKS_CLR_Trigger (1UL)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_Pos (0UL)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_Msk (0x1UL << GPIOTE_EVENTS_IN_EVENTS_IN_Pos)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_NotGenerated (0UL)
- #define GPIOTE_EVENTS_IN_EVENTS_IN_Generated (1UL)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos (0UL)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_Msk (0x1UL << GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_NotGenerated (0UL)
- #define GPIOTE_EVENTS_PORT_EVENTS_PORT_Generated (1UL)
- #define GPIOTE_INTENSET_PORT_Pos (31UL)
- #define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos)
- #define GPIOTE_INTENSET_PORT_Disabled (0UL)
- #define GPIOTE_INTENSET_PORT_Enabled (1UL)
- #define GPIOTE_INTENSET_PORT_Set (1UL)
- #define GPIOTE_INTENSET_IN7_Pos (7UL)
- #define GPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos)
- #define GPIOTE_INTENSET_IN7_Disabled (0UL)
- #define GPIOTE_INTENSET_IN7_Enabled (1UL)
- #define GPIOTE_INTENSET_IN7_Set (1UL)
- #define GPIOTE_INTENSET_IN6_Pos (6UL)
- #define GPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos)
- #define GPIOTE_INTENSET_IN6_Disabled (0UL)
- #define GPIOTE_INTENSET_IN6_Enabled (1UL)
- #define GPIOTE_INTENSET_IN6_Set (1UL)
- #define GPIOTE_INTENSET_IN5_Pos (5UL)
- #define GPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos)
- #define GPIOTE_INTENSET_IN5_Disabled (0UL)
- #define GPIOTE_INTENSET_IN5_Enabled (1UL)
- #define GPIOTE_INTENSET_IN5_Set (1UL)
- #define GPIOTE_INTENSET_IN4_Pos (4UL)
- #define GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos)
- #define GPIOTE_INTENSET_IN4_Disabled (0UL)
- #define GPIOTE_INTENSET_IN4_Enabled (1UL)
- #define GPIOTE_INTENSET_IN4_Set (1UL)
- #define GPIOTE_INTENSET_IN3_Pos (3UL)
- #define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos)
- #define GPIOTE_INTENSET_IN3_Disabled (0UL)
- #define GPIOTE_INTENSET_IN3_Enabled (1UL)
- #define GPIOTE_INTENSET_IN3_Set (1UL)
- #define GPIOTE_INTENSET_IN2_Pos (2UL)
- #define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos)
- #define GPIOTE_INTENSET_IN2_Disabled (0UL)
- #define GPIOTE_INTENSET_IN2_Enabled (1UL)
- #define GPIOTE_INTENSET_IN2_Set (1UL)
- #define GPIOTE_INTENSET_IN1_Pos (1UL)
- #define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos)
- #define GPIOTE_INTENSET_IN1_Disabled (0UL)
- #define GPIOTE_INTENSET_IN1_Enabled (1UL)
- #define GPIOTE_INTENSET_IN1_Set (1UL)
- #define GPIOTE_INTENSET_IN0_Pos (0UL)
- #define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos)
- #define GPIOTE_INTENSET_IN0_Disabled (0UL)
- #define GPIOTE_INTENSET_IN0_Enabled (1UL)
- #define GPIOTE_INTENSET_IN0_Set (1UL)
- #define GPIOTE_INTENCLR_PORT_Pos (31UL)
- #define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos)
- #define GPIOTE_INTENCLR_PORT_Disabled (0UL)
- #define GPIOTE_INTENCLR_PORT_Enabled (1UL)
- #define GPIOTE_INTENCLR_PORT_Clear (1UL)
- #define GPIOTE_INTENCLR_IN7_Pos (7UL)
- #define GPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos)
- #define GPIOTE_INTENCLR_IN7_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN7_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN7_Clear (1UL)
- #define GPIOTE_INTENCLR_IN6_Pos (6UL)
- #define GPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos)
- #define GPIOTE_INTENCLR_IN6_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN6_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN6_Clear (1UL)
- #define GPIOTE_INTENCLR_IN5_Pos (5UL)
- #define GPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos)
- #define GPIOTE_INTENCLR_IN5_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN5_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN5_Clear (1UL)
- #define GPIOTE_INTENCLR_IN4_Pos (4UL)
- #define GPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos)
- #define GPIOTE_INTENCLR_IN4_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN4_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN4_Clear (1UL)
- #define GPIOTE_INTENCLR_IN3_Pos (3UL)
- #define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos)
- #define GPIOTE_INTENCLR_IN3_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN3_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN3_Clear (1UL)
- #define GPIOTE_INTENCLR_IN2_Pos (2UL)
- #define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos)
- #define GPIOTE_INTENCLR_IN2_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN2_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN2_Clear (1UL)
- #define GPIOTE_INTENCLR_IN1_Pos (1UL)
- #define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos)
- #define GPIOTE_INTENCLR_IN1_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN1_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN1_Clear (1UL)
- #define GPIOTE_INTENCLR_IN0_Pos (0UL)
- #define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos)
- #define GPIOTE_INTENCLR_IN0_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN0_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN0_Clear (1UL)
- #define GPIOTE_CONFIG_OUTINIT_Pos (20UL)
- #define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos)
- #define GPIOTE_CONFIG_OUTINIT_Low (0UL)
- #define GPIOTE_CONFIG_OUTINIT_High (1UL)
- #define GPIOTE_CONFIG_POLARITY_Pos (16UL)
- #define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos)
- #define GPIOTE_CONFIG_POLARITY_None (0UL)
- #define GPIOTE_CONFIG_POLARITY_LoToHi (1UL)
- #define GPIOTE_CONFIG_POLARITY_HiToLo (2UL)
- #define GPIOTE_CONFIG_POLARITY_Toggle (3UL)
- #define GPIOTE_CONFIG_PSEL_Pos (8UL)
- #define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos)
- #define GPIOTE_CONFIG_MODE_Pos (0UL)
- #define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos)
- #define GPIOTE_CONFIG_MODE_Disabled (0UL)
- #define GPIOTE_CONFIG_MODE_Event (1UL)
- #define GPIOTE_CONFIG_MODE_Task (3UL)
- #define NVMC_READY_READY_Pos (0UL)
- #define NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos)
- #define NVMC_READY_READY_Busy (0UL)
- #define NVMC_READY_READY_Ready (1UL)
- #define NVMC_CONFIG_WEN_Pos (0UL)
- #define NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos)
- #define NVMC_CONFIG_WEN_Ren (0UL)
- #define NVMC_CONFIG_WEN_Wen (1UL)
- #define NVMC_CONFIG_WEN_Een (2UL)
- #define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL)
- #define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos)
- #define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL)
- #define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos)
- #define NVMC_ERASEALL_ERASEALL_Pos (0UL)
- #define NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos)
- #define NVMC_ERASEALL_ERASEALL_NoOperation (0UL)
- #define NVMC_ERASEALL_ERASEALL_Erase (1UL)
- #define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL)
- #define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos)
- #define NVMC_ERASEUICR_ERASEUICR_Pos (0UL)
- #define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos)
- #define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL)
- #define NVMC_ERASEUICR_ERASEUICR_Erase (1UL)
- #define NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Pos (0UL)
- #define NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Pos)
- #define NVMC_ERASEPAGEPARTIALCFG_DURATION_Pos (0UL)
- #define NVMC_ERASEPAGEPARTIALCFG_DURATION_Msk (0x7FUL << NVMC_ERASEPAGEPARTIALCFG_DURATION_Pos)
- #define GPIO_OUT_PIN31_Pos (31UL)
- #define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos)
- #define GPIO_OUT_PIN31_Low (0UL)
- #define GPIO_OUT_PIN31_High (1UL)
- #define GPIO_OUT_PIN30_Pos (30UL)
- #define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos)
- #define GPIO_OUT_PIN30_Low (0UL)
- #define GPIO_OUT_PIN30_High (1UL)
- #define GPIO_OUT_PIN29_Pos (29UL)
- #define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos)
- #define GPIO_OUT_PIN29_Low (0UL)
- #define GPIO_OUT_PIN29_High (1UL)
- #define GPIO_OUT_PIN28_Pos (28UL)
- #define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos)
- #define GPIO_OUT_PIN28_Low (0UL)
- #define GPIO_OUT_PIN28_High (1UL)
- #define GPIO_OUT_PIN27_Pos (27UL)
- #define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos)
- #define GPIO_OUT_PIN27_Low (0UL)
- #define GPIO_OUT_PIN27_High (1UL)
- #define GPIO_OUT_PIN26_Pos (26UL)
- #define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos)
- #define GPIO_OUT_PIN26_Low (0UL)
- #define GPIO_OUT_PIN26_High (1UL)
- #define GPIO_OUT_PIN25_Pos (25UL)
- #define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos)
- #define GPIO_OUT_PIN25_Low (0UL)
- #define GPIO_OUT_PIN25_High (1UL)
- #define GPIO_OUT_PIN24_Pos (24UL)
- #define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos)
- #define GPIO_OUT_PIN24_Low (0UL)
- #define GPIO_OUT_PIN24_High (1UL)
- #define GPIO_OUT_PIN23_Pos (23UL)
- #define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos)
- #define GPIO_OUT_PIN23_Low (0UL)
- #define GPIO_OUT_PIN23_High (1UL)
- #define GPIO_OUT_PIN22_Pos (22UL)
- #define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos)
- #define GPIO_OUT_PIN22_Low (0UL)
- #define GPIO_OUT_PIN22_High (1UL)
- #define GPIO_OUT_PIN21_Pos (21UL)
- #define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos)
- #define GPIO_OUT_PIN21_Low (0UL)
- #define GPIO_OUT_PIN21_High (1UL)
- #define GPIO_OUT_PIN20_Pos (20UL)
- #define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos)
- #define GPIO_OUT_PIN20_Low (0UL)
- #define GPIO_OUT_PIN20_High (1UL)
- #define GPIO_OUT_PIN19_Pos (19UL)
- #define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos)
- #define GPIO_OUT_PIN19_Low (0UL)
- #define GPIO_OUT_PIN19_High (1UL)
- #define GPIO_OUT_PIN18_Pos (18UL)
- #define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos)
- #define GPIO_OUT_PIN18_Low (0UL)
- #define GPIO_OUT_PIN18_High (1UL)
- #define GPIO_OUT_PIN17_Pos (17UL)
- #define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos)
- #define GPIO_OUT_PIN17_Low (0UL)
- #define GPIO_OUT_PIN17_High (1UL)
- #define GPIO_OUT_PIN16_Pos (16UL)
- #define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos)
- #define GPIO_OUT_PIN16_Low (0UL)
- #define GPIO_OUT_PIN16_High (1UL)
- #define GPIO_OUT_PIN15_Pos (15UL)
- #define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos)
- #define GPIO_OUT_PIN15_Low (0UL)
- #define GPIO_OUT_PIN15_High (1UL)
- #define GPIO_OUT_PIN14_Pos (14UL)
- #define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos)
- #define GPIO_OUT_PIN14_Low (0UL)
- #define GPIO_OUT_PIN14_High (1UL)
- #define GPIO_OUT_PIN13_Pos (13UL)
- #define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos)
- #define GPIO_OUT_PIN13_Low (0UL)
- #define GPIO_OUT_PIN13_High (1UL)
- #define GPIO_OUT_PIN12_Pos (12UL)
- #define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos)
- #define GPIO_OUT_PIN12_Low (0UL)
- #define GPIO_OUT_PIN12_High (1UL)
- #define GPIO_OUT_PIN11_Pos (11UL)
- #define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos)
- #define GPIO_OUT_PIN11_Low (0UL)
- #define GPIO_OUT_PIN11_High (1UL)
- #define GPIO_OUT_PIN10_Pos (10UL)
- #define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos)
- #define GPIO_OUT_PIN10_Low (0UL)
- #define GPIO_OUT_PIN10_High (1UL)
- #define GPIO_OUT_PIN9_Pos (9UL)
- #define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos)
- #define GPIO_OUT_PIN9_Low (0UL)
- #define GPIO_OUT_PIN9_High (1UL)
- #define GPIO_OUT_PIN8_Pos (8UL)
- #define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos)
- #define GPIO_OUT_PIN8_Low (0UL)
- #define GPIO_OUT_PIN8_High (1UL)
- #define GPIO_OUT_PIN7_Pos (7UL)
- #define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos)
- #define GPIO_OUT_PIN7_Low (0UL)
- #define GPIO_OUT_PIN7_High (1UL)
- #define GPIO_OUT_PIN6_Pos (6UL)
- #define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos)
- #define GPIO_OUT_PIN6_Low (0UL)
- #define GPIO_OUT_PIN6_High (1UL)
- #define GPIO_OUT_PIN5_Pos (5UL)
- #define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos)
- #define GPIO_OUT_PIN5_Low (0UL)
- #define GPIO_OUT_PIN5_High (1UL)
- #define GPIO_OUT_PIN4_Pos (4UL)
- #define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos)
- #define GPIO_OUT_PIN4_Low (0UL)
- #define GPIO_OUT_PIN4_High (1UL)
- #define GPIO_OUT_PIN3_Pos (3UL)
- #define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos)
- #define GPIO_OUT_PIN3_Low (0UL)
- #define GPIO_OUT_PIN3_High (1UL)
- #define GPIO_OUT_PIN2_Pos (2UL)
- #define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos)
- #define GPIO_OUT_PIN2_Low (0UL)
- #define GPIO_OUT_PIN2_High (1UL)
- #define GPIO_OUT_PIN1_Pos (1UL)
- #define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos)
- #define GPIO_OUT_PIN1_Low (0UL)
- #define GPIO_OUT_PIN1_High (1UL)
- #define GPIO_OUT_PIN0_Pos (0UL)
- #define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos)
- #define GPIO_OUT_PIN0_Low (0UL)
- #define GPIO_OUT_PIN0_High (1UL)
- #define GPIO_OUTSET_PIN31_Pos (31UL)
- #define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos)
- #define GPIO_OUTSET_PIN31_Low (0UL)
- #define GPIO_OUTSET_PIN31_High (1UL)
- #define GPIO_OUTSET_PIN31_Set (1UL)
- #define GPIO_OUTSET_PIN30_Pos (30UL)
- #define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos)
- #define GPIO_OUTSET_PIN30_Low (0UL)
- #define GPIO_OUTSET_PIN30_High (1UL)
- #define GPIO_OUTSET_PIN30_Set (1UL)
- #define GPIO_OUTSET_PIN29_Pos (29UL)
- #define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos)
- #define GPIO_OUTSET_PIN29_Low (0UL)
- #define GPIO_OUTSET_PIN29_High (1UL)
- #define GPIO_OUTSET_PIN29_Set (1UL)
- #define GPIO_OUTSET_PIN28_Pos (28UL)
- #define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos)
- #define GPIO_OUTSET_PIN28_Low (0UL)
- #define GPIO_OUTSET_PIN28_High (1UL)
- #define GPIO_OUTSET_PIN28_Set (1UL)
- #define GPIO_OUTSET_PIN27_Pos (27UL)
- #define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos)
- #define GPIO_OUTSET_PIN27_Low (0UL)
- #define GPIO_OUTSET_PIN27_High (1UL)
- #define GPIO_OUTSET_PIN27_Set (1UL)
- #define GPIO_OUTSET_PIN26_Pos (26UL)
- #define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos)
- #define GPIO_OUTSET_PIN26_Low (0UL)
- #define GPIO_OUTSET_PIN26_High (1UL)
- #define GPIO_OUTSET_PIN26_Set (1UL)
- #define GPIO_OUTSET_PIN25_Pos (25UL)
- #define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos)
- #define GPIO_OUTSET_PIN25_Low (0UL)
- #define GPIO_OUTSET_PIN25_High (1UL)
- #define GPIO_OUTSET_PIN25_Set (1UL)
- #define GPIO_OUTSET_PIN24_Pos (24UL)
- #define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos)
- #define GPIO_OUTSET_PIN24_Low (0UL)
- #define GPIO_OUTSET_PIN24_High (1UL)
- #define GPIO_OUTSET_PIN24_Set (1UL)
- #define GPIO_OUTSET_PIN23_Pos (23UL)
- #define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos)
- #define GPIO_OUTSET_PIN23_Low (0UL)
- #define GPIO_OUTSET_PIN23_High (1UL)
- #define GPIO_OUTSET_PIN23_Set (1UL)
- #define GPIO_OUTSET_PIN22_Pos (22UL)
- #define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos)
- #define GPIO_OUTSET_PIN22_Low (0UL)
- #define GPIO_OUTSET_PIN22_High (1UL)
- #define GPIO_OUTSET_PIN22_Set (1UL)
- #define GPIO_OUTSET_PIN21_Pos (21UL)
- #define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos)
- #define GPIO_OUTSET_PIN21_Low (0UL)
- #define GPIO_OUTSET_PIN21_High (1UL)
- #define GPIO_OUTSET_PIN21_Set (1UL)
- #define GPIO_OUTSET_PIN20_Pos (20UL)
- #define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos)
- #define GPIO_OUTSET_PIN20_Low (0UL)
- #define GPIO_OUTSET_PIN20_High (1UL)
- #define GPIO_OUTSET_PIN20_Set (1UL)
- #define GPIO_OUTSET_PIN19_Pos (19UL)
- #define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos)
- #define GPIO_OUTSET_PIN19_Low (0UL)
- #define GPIO_OUTSET_PIN19_High (1UL)
- #define GPIO_OUTSET_PIN19_Set (1UL)
- #define GPIO_OUTSET_PIN18_Pos (18UL)
- #define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos)
- #define GPIO_OUTSET_PIN18_Low (0UL)
- #define GPIO_OUTSET_PIN18_High (1UL)
- #define GPIO_OUTSET_PIN18_Set (1UL)
- #define GPIO_OUTSET_PIN17_Pos (17UL)
- #define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos)
- #define GPIO_OUTSET_PIN17_Low (0UL)
- #define GPIO_OUTSET_PIN17_High (1UL)
- #define GPIO_OUTSET_PIN17_Set (1UL)
- #define GPIO_OUTSET_PIN16_Pos (16UL)
- #define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos)
- #define GPIO_OUTSET_PIN16_Low (0UL)
- #define GPIO_OUTSET_PIN16_High (1UL)
- #define GPIO_OUTSET_PIN16_Set (1UL)
- #define GPIO_OUTSET_PIN15_Pos (15UL)
- #define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos)
- #define GPIO_OUTSET_PIN15_Low (0UL)
- #define GPIO_OUTSET_PIN15_High (1UL)
- #define GPIO_OUTSET_PIN15_Set (1UL)
- #define GPIO_OUTSET_PIN14_Pos (14UL)
- #define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos)
- #define GPIO_OUTSET_PIN14_Low (0UL)
- #define GPIO_OUTSET_PIN14_High (1UL)
- #define GPIO_OUTSET_PIN14_Set (1UL)
- #define GPIO_OUTSET_PIN13_Pos (13UL)
- #define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos)
- #define GPIO_OUTSET_PIN13_Low (0UL)
- #define GPIO_OUTSET_PIN13_High (1UL)
- #define GPIO_OUTSET_PIN13_Set (1UL)
- #define GPIO_OUTSET_PIN12_Pos (12UL)
- #define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos)
- #define GPIO_OUTSET_PIN12_Low (0UL)
- #define GPIO_OUTSET_PIN12_High (1UL)
- #define GPIO_OUTSET_PIN12_Set (1UL)
- #define GPIO_OUTSET_PIN11_Pos (11UL)
- #define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos)
- #define GPIO_OUTSET_PIN11_Low (0UL)
- #define GPIO_OUTSET_PIN11_High (1UL)
- #define GPIO_OUTSET_PIN11_Set (1UL)
- #define GPIO_OUTSET_PIN10_Pos (10UL)
- #define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos)
- #define GPIO_OUTSET_PIN10_Low (0UL)
- #define GPIO_OUTSET_PIN10_High (1UL)
- #define GPIO_OUTSET_PIN10_Set (1UL)
- #define GPIO_OUTSET_PIN9_Pos (9UL)
- #define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos)
- #define GPIO_OUTSET_PIN9_Low (0UL)
- #define GPIO_OUTSET_PIN9_High (1UL)
- #define GPIO_OUTSET_PIN9_Set (1UL)
- #define GPIO_OUTSET_PIN8_Pos (8UL)
- #define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos)
- #define GPIO_OUTSET_PIN8_Low (0UL)
- #define GPIO_OUTSET_PIN8_High (1UL)
- #define GPIO_OUTSET_PIN8_Set (1UL)
- #define GPIO_OUTSET_PIN7_Pos (7UL)
- #define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos)
- #define GPIO_OUTSET_PIN7_Low (0UL)
- #define GPIO_OUTSET_PIN7_High (1UL)
- #define GPIO_OUTSET_PIN7_Set (1UL)
- #define GPIO_OUTSET_PIN6_Pos (6UL)
- #define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos)
- #define GPIO_OUTSET_PIN6_Low (0UL)
- #define GPIO_OUTSET_PIN6_High (1UL)
- #define GPIO_OUTSET_PIN6_Set (1UL)
- #define GPIO_OUTSET_PIN5_Pos (5UL)
- #define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos)
- #define GPIO_OUTSET_PIN5_Low (0UL)
- #define GPIO_OUTSET_PIN5_High (1UL)
- #define GPIO_OUTSET_PIN5_Set (1UL)
- #define GPIO_OUTSET_PIN4_Pos (4UL)
- #define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos)
- #define GPIO_OUTSET_PIN4_Low (0UL)
- #define GPIO_OUTSET_PIN4_High (1UL)
- #define GPIO_OUTSET_PIN4_Set (1UL)
- #define GPIO_OUTSET_PIN3_Pos (3UL)
- #define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos)
- #define GPIO_OUTSET_PIN3_Low (0UL)
- #define GPIO_OUTSET_PIN3_High (1UL)
- #define GPIO_OUTSET_PIN3_Set (1UL)
- #define GPIO_OUTSET_PIN2_Pos (2UL)
- #define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos)
- #define GPIO_OUTSET_PIN2_Low (0UL)
- #define GPIO_OUTSET_PIN2_High (1UL)
- #define GPIO_OUTSET_PIN2_Set (1UL)
- #define GPIO_OUTSET_PIN1_Pos (1UL)
- #define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos)
- #define GPIO_OUTSET_PIN1_Low (0UL)
- #define GPIO_OUTSET_PIN1_High (1UL)
- #define GPIO_OUTSET_PIN1_Set (1UL)
- #define GPIO_OUTSET_PIN0_Pos (0UL)
- #define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos)
- #define GPIO_OUTSET_PIN0_Low (0UL)
- #define GPIO_OUTSET_PIN0_High (1UL)
- #define GPIO_OUTSET_PIN0_Set (1UL)
- #define GPIO_OUTCLR_PIN31_Pos (31UL)
- #define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos)
- #define GPIO_OUTCLR_PIN31_Low (0UL)
- #define GPIO_OUTCLR_PIN31_High (1UL)
- #define GPIO_OUTCLR_PIN31_Clear (1UL)
- #define GPIO_OUTCLR_PIN30_Pos (30UL)
- #define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos)
- #define GPIO_OUTCLR_PIN30_Low (0UL)
- #define GPIO_OUTCLR_PIN30_High (1UL)
- #define GPIO_OUTCLR_PIN30_Clear (1UL)
- #define GPIO_OUTCLR_PIN29_Pos (29UL)
- #define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos)
- #define GPIO_OUTCLR_PIN29_Low (0UL)
- #define GPIO_OUTCLR_PIN29_High (1UL)
- #define GPIO_OUTCLR_PIN29_Clear (1UL)
- #define GPIO_OUTCLR_PIN28_Pos (28UL)
- #define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos)
- #define GPIO_OUTCLR_PIN28_Low (0UL)
- #define GPIO_OUTCLR_PIN28_High (1UL)
- #define GPIO_OUTCLR_PIN28_Clear (1UL)
- #define GPIO_OUTCLR_PIN27_Pos (27UL)
- #define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos)
- #define GPIO_OUTCLR_PIN27_Low (0UL)
- #define GPIO_OUTCLR_PIN27_High (1UL)
- #define GPIO_OUTCLR_PIN27_Clear (1UL)
- #define GPIO_OUTCLR_PIN26_Pos (26UL)
- #define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos)
- #define GPIO_OUTCLR_PIN26_Low (0UL)
- #define GPIO_OUTCLR_PIN26_High (1UL)
- #define GPIO_OUTCLR_PIN26_Clear (1UL)
- #define GPIO_OUTCLR_PIN25_Pos (25UL)
- #define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos)
- #define GPIO_OUTCLR_PIN25_Low (0UL)
- #define GPIO_OUTCLR_PIN25_High (1UL)
- #define GPIO_OUTCLR_PIN25_Clear (1UL)
- #define GPIO_OUTCLR_PIN24_Pos (24UL)
- #define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos)
- #define GPIO_OUTCLR_PIN24_Low (0UL)
- #define GPIO_OUTCLR_PIN24_High (1UL)
- #define GPIO_OUTCLR_PIN24_Clear (1UL)
- #define GPIO_OUTCLR_PIN23_Pos (23UL)
- #define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos)
- #define GPIO_OUTCLR_PIN23_Low (0UL)
- #define GPIO_OUTCLR_PIN23_High (1UL)
- #define GPIO_OUTCLR_PIN23_Clear (1UL)
- #define GPIO_OUTCLR_PIN22_Pos (22UL)
- #define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos)
- #define GPIO_OUTCLR_PIN22_Low (0UL)
- #define GPIO_OUTCLR_PIN22_High (1UL)
- #define GPIO_OUTCLR_PIN22_Clear (1UL)
- #define GPIO_OUTCLR_PIN21_Pos (21UL)
- #define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos)
- #define GPIO_OUTCLR_PIN21_Low (0UL)
- #define GPIO_OUTCLR_PIN21_High (1UL)
- #define GPIO_OUTCLR_PIN21_Clear (1UL)
- #define GPIO_OUTCLR_PIN20_Pos (20UL)
- #define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos)
- #define GPIO_OUTCLR_PIN20_Low (0UL)
- #define GPIO_OUTCLR_PIN20_High (1UL)
- #define GPIO_OUTCLR_PIN20_Clear (1UL)
- #define GPIO_OUTCLR_PIN19_Pos (19UL)
- #define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos)
- #define GPIO_OUTCLR_PIN19_Low (0UL)
- #define GPIO_OUTCLR_PIN19_High (1UL)
- #define GPIO_OUTCLR_PIN19_Clear (1UL)
- #define GPIO_OUTCLR_PIN18_Pos (18UL)
- #define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos)
- #define GPIO_OUTCLR_PIN18_Low (0UL)
- #define GPIO_OUTCLR_PIN18_High (1UL)
- #define GPIO_OUTCLR_PIN18_Clear (1UL)
- #define GPIO_OUTCLR_PIN17_Pos (17UL)
- #define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos)
- #define GPIO_OUTCLR_PIN17_Low (0UL)
- #define GPIO_OUTCLR_PIN17_High (1UL)
- #define GPIO_OUTCLR_PIN17_Clear (1UL)
- #define GPIO_OUTCLR_PIN16_Pos (16UL)
- #define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos)
- #define GPIO_OUTCLR_PIN16_Low (0UL)
- #define GPIO_OUTCLR_PIN16_High (1UL)
- #define GPIO_OUTCLR_PIN16_Clear (1UL)
- #define GPIO_OUTCLR_PIN15_Pos (15UL)
- #define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos)
- #define GPIO_OUTCLR_PIN15_Low (0UL)
- #define GPIO_OUTCLR_PIN15_High (1UL)
- #define GPIO_OUTCLR_PIN15_Clear (1UL)
- #define GPIO_OUTCLR_PIN14_Pos (14UL)
- #define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos)
- #define GPIO_OUTCLR_PIN14_Low (0UL)
- #define GPIO_OUTCLR_PIN14_High (1UL)
- #define GPIO_OUTCLR_PIN14_Clear (1UL)
- #define GPIO_OUTCLR_PIN13_Pos (13UL)
- #define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos)
- #define GPIO_OUTCLR_PIN13_Low (0UL)
- #define GPIO_OUTCLR_PIN13_High (1UL)
- #define GPIO_OUTCLR_PIN13_Clear (1UL)
- #define GPIO_OUTCLR_PIN12_Pos (12UL)
- #define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos)
- #define GPIO_OUTCLR_PIN12_Low (0UL)
- #define GPIO_OUTCLR_PIN12_High (1UL)
- #define GPIO_OUTCLR_PIN12_Clear (1UL)
- #define GPIO_OUTCLR_PIN11_Pos (11UL)
- #define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos)
- #define GPIO_OUTCLR_PIN11_Low (0UL)
- #define GPIO_OUTCLR_PIN11_High (1UL)
- #define GPIO_OUTCLR_PIN11_Clear (1UL)
- #define GPIO_OUTCLR_PIN10_Pos (10UL)
- #define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos)
- #define GPIO_OUTCLR_PIN10_Low (0UL)
- #define GPIO_OUTCLR_PIN10_High (1UL)
- #define GPIO_OUTCLR_PIN10_Clear (1UL)
- #define GPIO_OUTCLR_PIN9_Pos (9UL)
- #define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos)
- #define GPIO_OUTCLR_PIN9_Low (0UL)
- #define GPIO_OUTCLR_PIN9_High (1UL)
- #define GPIO_OUTCLR_PIN9_Clear (1UL)
- #define GPIO_OUTCLR_PIN8_Pos (8UL)
- #define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos)
- #define GPIO_OUTCLR_PIN8_Low (0UL)
- #define GPIO_OUTCLR_PIN8_High (1UL)
- #define GPIO_OUTCLR_PIN8_Clear (1UL)
- #define GPIO_OUTCLR_PIN7_Pos (7UL)
- #define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos)
- #define GPIO_OUTCLR_PIN7_Low (0UL)
- #define GPIO_OUTCLR_PIN7_High (1UL)
- #define GPIO_OUTCLR_PIN7_Clear (1UL)
- #define GPIO_OUTCLR_PIN6_Pos (6UL)
- #define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos)
- #define GPIO_OUTCLR_PIN6_Low (0UL)
- #define GPIO_OUTCLR_PIN6_High (1UL)
- #define GPIO_OUTCLR_PIN6_Clear (1UL)
- #define GPIO_OUTCLR_PIN5_Pos (5UL)
- #define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos)
- #define GPIO_OUTCLR_PIN5_Low (0UL)
- #define GPIO_OUTCLR_PIN5_High (1UL)
- #define GPIO_OUTCLR_PIN5_Clear (1UL)
- #define GPIO_OUTCLR_PIN4_Pos (4UL)
- #define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos)
- #define GPIO_OUTCLR_PIN4_Low (0UL)
- #define GPIO_OUTCLR_PIN4_High (1UL)
- #define GPIO_OUTCLR_PIN4_Clear (1UL)
- #define GPIO_OUTCLR_PIN3_Pos (3UL)
- #define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos)
- #define GPIO_OUTCLR_PIN3_Low (0UL)
- #define GPIO_OUTCLR_PIN3_High (1UL)
- #define GPIO_OUTCLR_PIN3_Clear (1UL)
- #define GPIO_OUTCLR_PIN2_Pos (2UL)
- #define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos)
- #define GPIO_OUTCLR_PIN2_Low (0UL)
- #define GPIO_OUTCLR_PIN2_High (1UL)
- #define GPIO_OUTCLR_PIN2_Clear (1UL)
- #define GPIO_OUTCLR_PIN1_Pos (1UL)
- #define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos)
- #define GPIO_OUTCLR_PIN1_Low (0UL)
- #define GPIO_OUTCLR_PIN1_High (1UL)
- #define GPIO_OUTCLR_PIN1_Clear (1UL)
- #define GPIO_OUTCLR_PIN0_Pos (0UL)
- #define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos)
- #define GPIO_OUTCLR_PIN0_Low (0UL)
- #define GPIO_OUTCLR_PIN0_High (1UL)
- #define GPIO_OUTCLR_PIN0_Clear (1UL)
- #define GPIO_IN_PIN31_Pos (31UL)
- #define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos)
- #define GPIO_IN_PIN31_Low (0UL)
- #define GPIO_IN_PIN31_High (1UL)
- #define GPIO_IN_PIN30_Pos (30UL)
- #define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos)
- #define GPIO_IN_PIN30_Low (0UL)
- #define GPIO_IN_PIN30_High (1UL)
- #define GPIO_IN_PIN29_Pos (29UL)
- #define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos)
- #define GPIO_IN_PIN29_Low (0UL)
- #define GPIO_IN_PIN29_High (1UL)
- #define GPIO_IN_PIN28_Pos (28UL)
- #define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos)
- #define GPIO_IN_PIN28_Low (0UL)
- #define GPIO_IN_PIN28_High (1UL)
- #define GPIO_IN_PIN27_Pos (27UL)
- #define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos)
- #define GPIO_IN_PIN27_Low (0UL)
- #define GPIO_IN_PIN27_High (1UL)
- #define GPIO_IN_PIN26_Pos (26UL)
- #define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos)
- #define GPIO_IN_PIN26_Low (0UL)
- #define GPIO_IN_PIN26_High (1UL)
- #define GPIO_IN_PIN25_Pos (25UL)
- #define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos)
- #define GPIO_IN_PIN25_Low (0UL)
- #define GPIO_IN_PIN25_High (1UL)
- #define GPIO_IN_PIN24_Pos (24UL)
- #define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos)
- #define GPIO_IN_PIN24_Low (0UL)
- #define GPIO_IN_PIN24_High (1UL)
- #define GPIO_IN_PIN23_Pos (23UL)
- #define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos)
- #define GPIO_IN_PIN23_Low (0UL)
- #define GPIO_IN_PIN23_High (1UL)
- #define GPIO_IN_PIN22_Pos (22UL)
- #define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos)
- #define GPIO_IN_PIN22_Low (0UL)
- #define GPIO_IN_PIN22_High (1UL)
- #define GPIO_IN_PIN21_Pos (21UL)
- #define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos)
- #define GPIO_IN_PIN21_Low (0UL)
- #define GPIO_IN_PIN21_High (1UL)
- #define GPIO_IN_PIN20_Pos (20UL)
- #define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos)
- #define GPIO_IN_PIN20_Low (0UL)
- #define GPIO_IN_PIN20_High (1UL)
- #define GPIO_IN_PIN19_Pos (19UL)
- #define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos)
- #define GPIO_IN_PIN19_Low (0UL)
- #define GPIO_IN_PIN19_High (1UL)
- #define GPIO_IN_PIN18_Pos (18UL)
- #define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos)
- #define GPIO_IN_PIN18_Low (0UL)
- #define GPIO_IN_PIN18_High (1UL)
- #define GPIO_IN_PIN17_Pos (17UL)
- #define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos)
- #define GPIO_IN_PIN17_Low (0UL)
- #define GPIO_IN_PIN17_High (1UL)
- #define GPIO_IN_PIN16_Pos (16UL)
- #define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos)
- #define GPIO_IN_PIN16_Low (0UL)
- #define GPIO_IN_PIN16_High (1UL)
- #define GPIO_IN_PIN15_Pos (15UL)
- #define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos)
- #define GPIO_IN_PIN15_Low (0UL)
- #define GPIO_IN_PIN15_High (1UL)
- #define GPIO_IN_PIN14_Pos (14UL)
- #define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos)
- #define GPIO_IN_PIN14_Low (0UL)
- #define GPIO_IN_PIN14_High (1UL)
- #define GPIO_IN_PIN13_Pos (13UL)
- #define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos)
- #define GPIO_IN_PIN13_Low (0UL)
- #define GPIO_IN_PIN13_High (1UL)
- #define GPIO_IN_PIN12_Pos (12UL)
- #define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos)
- #define GPIO_IN_PIN12_Low (0UL)
- #define GPIO_IN_PIN12_High (1UL)
- #define GPIO_IN_PIN11_Pos (11UL)
- #define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos)
- #define GPIO_IN_PIN11_Low (0UL)
- #define GPIO_IN_PIN11_High (1UL)
- #define GPIO_IN_PIN10_Pos (10UL)
- #define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos)
- #define GPIO_IN_PIN10_Low (0UL)
- #define GPIO_IN_PIN10_High (1UL)
- #define GPIO_IN_PIN9_Pos (9UL)
- #define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos)
- #define GPIO_IN_PIN9_Low (0UL)
- #define GPIO_IN_PIN9_High (1UL)
- #define GPIO_IN_PIN8_Pos (8UL)
- #define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos)
- #define GPIO_IN_PIN8_Low (0UL)
- #define GPIO_IN_PIN8_High (1UL)
- #define GPIO_IN_PIN7_Pos (7UL)
- #define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos)
- #define GPIO_IN_PIN7_Low (0UL)
- #define GPIO_IN_PIN7_High (1UL)
- #define GPIO_IN_PIN6_Pos (6UL)
- #define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos)
- #define GPIO_IN_PIN6_Low (0UL)
- #define GPIO_IN_PIN6_High (1UL)
- #define GPIO_IN_PIN5_Pos (5UL)
- #define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos)
- #define GPIO_IN_PIN5_Low (0UL)
- #define GPIO_IN_PIN5_High (1UL)
- #define GPIO_IN_PIN4_Pos (4UL)
- #define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos)
- #define GPIO_IN_PIN4_Low (0UL)
- #define GPIO_IN_PIN4_High (1UL)
- #define GPIO_IN_PIN3_Pos (3UL)
- #define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos)
- #define GPIO_IN_PIN3_Low (0UL)
- #define GPIO_IN_PIN3_High (1UL)
- #define GPIO_IN_PIN2_Pos (2UL)
- #define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos)
- #define GPIO_IN_PIN2_Low (0UL)
- #define GPIO_IN_PIN2_High (1UL)
- #define GPIO_IN_PIN1_Pos (1UL)
- #define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos)
- #define GPIO_IN_PIN1_Low (0UL)
- #define GPIO_IN_PIN1_High (1UL)
- #define GPIO_IN_PIN0_Pos (0UL)
- #define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos)
- #define GPIO_IN_PIN0_Low (0UL)
- #define GPIO_IN_PIN0_High (1UL)
- #define GPIO_DIR_PIN31_Pos (31UL)
- #define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos)
- #define GPIO_DIR_PIN31_Input (0UL)
- #define GPIO_DIR_PIN31_Output (1UL)
- #define GPIO_DIR_PIN30_Pos (30UL)
- #define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos)
- #define GPIO_DIR_PIN30_Input (0UL)
- #define GPIO_DIR_PIN30_Output (1UL)
- #define GPIO_DIR_PIN29_Pos (29UL)
- #define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos)
- #define GPIO_DIR_PIN29_Input (0UL)
- #define GPIO_DIR_PIN29_Output (1UL)
- #define GPIO_DIR_PIN28_Pos (28UL)
- #define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos)
- #define GPIO_DIR_PIN28_Input (0UL)
- #define GPIO_DIR_PIN28_Output (1UL)
- #define GPIO_DIR_PIN27_Pos (27UL)
- #define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos)
- #define GPIO_DIR_PIN27_Input (0UL)
- #define GPIO_DIR_PIN27_Output (1UL)
- #define GPIO_DIR_PIN26_Pos (26UL)
- #define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos)
- #define GPIO_DIR_PIN26_Input (0UL)
- #define GPIO_DIR_PIN26_Output (1UL)
- #define GPIO_DIR_PIN25_Pos (25UL)
- #define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos)
- #define GPIO_DIR_PIN25_Input (0UL)
- #define GPIO_DIR_PIN25_Output (1UL)
- #define GPIO_DIR_PIN24_Pos (24UL)
- #define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos)
- #define GPIO_DIR_PIN24_Input (0UL)
- #define GPIO_DIR_PIN24_Output (1UL)
- #define GPIO_DIR_PIN23_Pos (23UL)
- #define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos)
- #define GPIO_DIR_PIN23_Input (0UL)
- #define GPIO_DIR_PIN23_Output (1UL)
- #define GPIO_DIR_PIN22_Pos (22UL)
- #define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos)
- #define GPIO_DIR_PIN22_Input (0UL)
- #define GPIO_DIR_PIN22_Output (1UL)
- #define GPIO_DIR_PIN21_Pos (21UL)
- #define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos)
- #define GPIO_DIR_PIN21_Input (0UL)
- #define GPIO_DIR_PIN21_Output (1UL)
- #define GPIO_DIR_PIN20_Pos (20UL)
- #define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos)
- #define GPIO_DIR_PIN20_Input (0UL)
- #define GPIO_DIR_PIN20_Output (1UL)
- #define GPIO_DIR_PIN19_Pos (19UL)
- #define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos)
- #define GPIO_DIR_PIN19_Input (0UL)
- #define GPIO_DIR_PIN19_Output (1UL)
- #define GPIO_DIR_PIN18_Pos (18UL)
- #define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos)
- #define GPIO_DIR_PIN18_Input (0UL)
- #define GPIO_DIR_PIN18_Output (1UL)
- #define GPIO_DIR_PIN17_Pos (17UL)
- #define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos)
- #define GPIO_DIR_PIN17_Input (0UL)
- #define GPIO_DIR_PIN17_Output (1UL)
- #define GPIO_DIR_PIN16_Pos (16UL)
- #define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos)
- #define GPIO_DIR_PIN16_Input (0UL)
- #define GPIO_DIR_PIN16_Output (1UL)
- #define GPIO_DIR_PIN15_Pos (15UL)
- #define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos)
- #define GPIO_DIR_PIN15_Input (0UL)
- #define GPIO_DIR_PIN15_Output (1UL)
- #define GPIO_DIR_PIN14_Pos (14UL)
- #define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos)
- #define GPIO_DIR_PIN14_Input (0UL)
- #define GPIO_DIR_PIN14_Output (1UL)
- #define GPIO_DIR_PIN13_Pos (13UL)
- #define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos)
- #define GPIO_DIR_PIN13_Input (0UL)
- #define GPIO_DIR_PIN13_Output (1UL)
- #define GPIO_DIR_PIN12_Pos (12UL)
- #define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos)
- #define GPIO_DIR_PIN12_Input (0UL)
- #define GPIO_DIR_PIN12_Output (1UL)
- #define GPIO_DIR_PIN11_Pos (11UL)
- #define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos)
- #define GPIO_DIR_PIN11_Input (0UL)
- #define GPIO_DIR_PIN11_Output (1UL)
- #define GPIO_DIR_PIN10_Pos (10UL)
- #define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos)
- #define GPIO_DIR_PIN10_Input (0UL)
- #define GPIO_DIR_PIN10_Output (1UL)
- #define GPIO_DIR_PIN9_Pos (9UL)
- #define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos)
- #define GPIO_DIR_PIN9_Input (0UL)
- #define GPIO_DIR_PIN9_Output (1UL)
- #define GPIO_DIR_PIN8_Pos (8UL)
- #define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos)
- #define GPIO_DIR_PIN8_Input (0UL)
- #define GPIO_DIR_PIN8_Output (1UL)
- #define GPIO_DIR_PIN7_Pos (7UL)
- #define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos)
- #define GPIO_DIR_PIN7_Input (0UL)
- #define GPIO_DIR_PIN7_Output (1UL)
- #define GPIO_DIR_PIN6_Pos (6UL)
- #define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos)
- #define GPIO_DIR_PIN6_Input (0UL)
- #define GPIO_DIR_PIN6_Output (1UL)
- #define GPIO_DIR_PIN5_Pos (5UL)
- #define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos)
- #define GPIO_DIR_PIN5_Input (0UL)
- #define GPIO_DIR_PIN5_Output (1UL)
- #define GPIO_DIR_PIN4_Pos (4UL)
- #define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos)
- #define GPIO_DIR_PIN4_Input (0UL)
- #define GPIO_DIR_PIN4_Output (1UL)
- #define GPIO_DIR_PIN3_Pos (3UL)
- #define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos)
- #define GPIO_DIR_PIN3_Input (0UL)
- #define GPIO_DIR_PIN3_Output (1UL)
- #define GPIO_DIR_PIN2_Pos (2UL)
- #define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos)
- #define GPIO_DIR_PIN2_Input (0UL)
- #define GPIO_DIR_PIN2_Output (1UL)
- #define GPIO_DIR_PIN1_Pos (1UL)
- #define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos)
- #define GPIO_DIR_PIN1_Input (0UL)
- #define GPIO_DIR_PIN1_Output (1UL)
- #define GPIO_DIR_PIN0_Pos (0UL)
- #define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos)
- #define GPIO_DIR_PIN0_Input (0UL)
- #define GPIO_DIR_PIN0_Output (1UL)
- #define GPIO_DIRSET_PIN31_Pos (31UL)
- #define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos)
- #define GPIO_DIRSET_PIN31_Input (0UL)
- #define GPIO_DIRSET_PIN31_Output (1UL)
- #define GPIO_DIRSET_PIN31_Set (1UL)
- #define GPIO_DIRSET_PIN30_Pos (30UL)
- #define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos)
- #define GPIO_DIRSET_PIN30_Input (0UL)
- #define GPIO_DIRSET_PIN30_Output (1UL)
- #define GPIO_DIRSET_PIN30_Set (1UL)
- #define GPIO_DIRSET_PIN29_Pos (29UL)
- #define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos)
- #define GPIO_DIRSET_PIN29_Input (0UL)
- #define GPIO_DIRSET_PIN29_Output (1UL)
- #define GPIO_DIRSET_PIN29_Set (1UL)
- #define GPIO_DIRSET_PIN28_Pos (28UL)
- #define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos)
- #define GPIO_DIRSET_PIN28_Input (0UL)
- #define GPIO_DIRSET_PIN28_Output (1UL)
- #define GPIO_DIRSET_PIN28_Set (1UL)
- #define GPIO_DIRSET_PIN27_Pos (27UL)
- #define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos)
- #define GPIO_DIRSET_PIN27_Input (0UL)
- #define GPIO_DIRSET_PIN27_Output (1UL)
- #define GPIO_DIRSET_PIN27_Set (1UL)
- #define GPIO_DIRSET_PIN26_Pos (26UL)
- #define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos)
- #define GPIO_DIRSET_PIN26_Input (0UL)
- #define GPIO_DIRSET_PIN26_Output (1UL)
- #define GPIO_DIRSET_PIN26_Set (1UL)
- #define GPIO_DIRSET_PIN25_Pos (25UL)
- #define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos)
- #define GPIO_DIRSET_PIN25_Input (0UL)
- #define GPIO_DIRSET_PIN25_Output (1UL)
- #define GPIO_DIRSET_PIN25_Set (1UL)
- #define GPIO_DIRSET_PIN24_Pos (24UL)
- #define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos)
- #define GPIO_DIRSET_PIN24_Input (0UL)
- #define GPIO_DIRSET_PIN24_Output (1UL)
- #define GPIO_DIRSET_PIN24_Set (1UL)
- #define GPIO_DIRSET_PIN23_Pos (23UL)
- #define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos)
- #define GPIO_DIRSET_PIN23_Input (0UL)
- #define GPIO_DIRSET_PIN23_Output (1UL)
- #define GPIO_DIRSET_PIN23_Set (1UL)
- #define GPIO_DIRSET_PIN22_Pos (22UL)
- #define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos)
- #define GPIO_DIRSET_PIN22_Input (0UL)
- #define GPIO_DIRSET_PIN22_Output (1UL)
- #define GPIO_DIRSET_PIN22_Set (1UL)
- #define GPIO_DIRSET_PIN21_Pos (21UL)
- #define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos)
- #define GPIO_DIRSET_PIN21_Input (0UL)
- #define GPIO_DIRSET_PIN21_Output (1UL)
- #define GPIO_DIRSET_PIN21_Set (1UL)
- #define GPIO_DIRSET_PIN20_Pos (20UL)
- #define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos)
- #define GPIO_DIRSET_PIN20_Input (0UL)
- #define GPIO_DIRSET_PIN20_Output (1UL)
- #define GPIO_DIRSET_PIN20_Set (1UL)
- #define GPIO_DIRSET_PIN19_Pos (19UL)
- #define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos)
- #define GPIO_DIRSET_PIN19_Input (0UL)
- #define GPIO_DIRSET_PIN19_Output (1UL)
- #define GPIO_DIRSET_PIN19_Set (1UL)
- #define GPIO_DIRSET_PIN18_Pos (18UL)
- #define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos)
- #define GPIO_DIRSET_PIN18_Input (0UL)
- #define GPIO_DIRSET_PIN18_Output (1UL)
- #define GPIO_DIRSET_PIN18_Set (1UL)
- #define GPIO_DIRSET_PIN17_Pos (17UL)
- #define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos)
- #define GPIO_DIRSET_PIN17_Input (0UL)
- #define GPIO_DIRSET_PIN17_Output (1UL)
- #define GPIO_DIRSET_PIN17_Set (1UL)
- #define GPIO_DIRSET_PIN16_Pos (16UL)
- #define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos)
- #define GPIO_DIRSET_PIN16_Input (0UL)
- #define GPIO_DIRSET_PIN16_Output (1UL)
- #define GPIO_DIRSET_PIN16_Set (1UL)
- #define GPIO_DIRSET_PIN15_Pos (15UL)
- #define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos)
- #define GPIO_DIRSET_PIN15_Input (0UL)
- #define GPIO_DIRSET_PIN15_Output (1UL)
- #define GPIO_DIRSET_PIN15_Set (1UL)
- #define GPIO_DIRSET_PIN14_Pos (14UL)
- #define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos)
- #define GPIO_DIRSET_PIN14_Input (0UL)
- #define GPIO_DIRSET_PIN14_Output (1UL)
- #define GPIO_DIRSET_PIN14_Set (1UL)
- #define GPIO_DIRSET_PIN13_Pos (13UL)
- #define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos)
- #define GPIO_DIRSET_PIN13_Input (0UL)
- #define GPIO_DIRSET_PIN13_Output (1UL)
- #define GPIO_DIRSET_PIN13_Set (1UL)
- #define GPIO_DIRSET_PIN12_Pos (12UL)
- #define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos)
- #define GPIO_DIRSET_PIN12_Input (0UL)
- #define GPIO_DIRSET_PIN12_Output (1UL)
- #define GPIO_DIRSET_PIN12_Set (1UL)
- #define GPIO_DIRSET_PIN11_Pos (11UL)
- #define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos)
- #define GPIO_DIRSET_PIN11_Input (0UL)
- #define GPIO_DIRSET_PIN11_Output (1UL)
- #define GPIO_DIRSET_PIN11_Set (1UL)
- #define GPIO_DIRSET_PIN10_Pos (10UL)
- #define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos)
- #define GPIO_DIRSET_PIN10_Input (0UL)
- #define GPIO_DIRSET_PIN10_Output (1UL)
- #define GPIO_DIRSET_PIN10_Set (1UL)
- #define GPIO_DIRSET_PIN9_Pos (9UL)
- #define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos)
- #define GPIO_DIRSET_PIN9_Input (0UL)
- #define GPIO_DIRSET_PIN9_Output (1UL)
- #define GPIO_DIRSET_PIN9_Set (1UL)
- #define GPIO_DIRSET_PIN8_Pos (8UL)
- #define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos)
- #define GPIO_DIRSET_PIN8_Input (0UL)
- #define GPIO_DIRSET_PIN8_Output (1UL)
- #define GPIO_DIRSET_PIN8_Set (1UL)
- #define GPIO_DIRSET_PIN7_Pos (7UL)
- #define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos)
- #define GPIO_DIRSET_PIN7_Input (0UL)
- #define GPIO_DIRSET_PIN7_Output (1UL)
- #define GPIO_DIRSET_PIN7_Set (1UL)
- #define GPIO_DIRSET_PIN6_Pos (6UL)
- #define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos)
- #define GPIO_DIRSET_PIN6_Input (0UL)
- #define GPIO_DIRSET_PIN6_Output (1UL)
- #define GPIO_DIRSET_PIN6_Set (1UL)
- #define GPIO_DIRSET_PIN5_Pos (5UL)
- #define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos)
- #define GPIO_DIRSET_PIN5_Input (0UL)
- #define GPIO_DIRSET_PIN5_Output (1UL)
- #define GPIO_DIRSET_PIN5_Set (1UL)
- #define GPIO_DIRSET_PIN4_Pos (4UL)
- #define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos)
- #define GPIO_DIRSET_PIN4_Input (0UL)
- #define GPIO_DIRSET_PIN4_Output (1UL)
- #define GPIO_DIRSET_PIN4_Set (1UL)
- #define GPIO_DIRSET_PIN3_Pos (3UL)
- #define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos)
- #define GPIO_DIRSET_PIN3_Input (0UL)
- #define GPIO_DIRSET_PIN3_Output (1UL)
- #define GPIO_DIRSET_PIN3_Set (1UL)
- #define GPIO_DIRSET_PIN2_Pos (2UL)
- #define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos)
- #define GPIO_DIRSET_PIN2_Input (0UL)
- #define GPIO_DIRSET_PIN2_Output (1UL)
- #define GPIO_DIRSET_PIN2_Set (1UL)
- #define GPIO_DIRSET_PIN1_Pos (1UL)
- #define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos)
- #define GPIO_DIRSET_PIN1_Input (0UL)
- #define GPIO_DIRSET_PIN1_Output (1UL)
- #define GPIO_DIRSET_PIN1_Set (1UL)
- #define GPIO_DIRSET_PIN0_Pos (0UL)
- #define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos)
- #define GPIO_DIRSET_PIN0_Input (0UL)
- #define GPIO_DIRSET_PIN0_Output (1UL)
- #define GPIO_DIRSET_PIN0_Set (1UL)
- #define GPIO_DIRCLR_PIN31_Pos (31UL)
- #define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos)
- #define GPIO_DIRCLR_PIN31_Input (0UL)
- #define GPIO_DIRCLR_PIN31_Output (1UL)
- #define GPIO_DIRCLR_PIN31_Clear (1UL)
- #define GPIO_DIRCLR_PIN30_Pos (30UL)
- #define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos)
- #define GPIO_DIRCLR_PIN30_Input (0UL)
- #define GPIO_DIRCLR_PIN30_Output (1UL)
- #define GPIO_DIRCLR_PIN30_Clear (1UL)
- #define GPIO_DIRCLR_PIN29_Pos (29UL)
- #define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos)
- #define GPIO_DIRCLR_PIN29_Input (0UL)
- #define GPIO_DIRCLR_PIN29_Output (1UL)
- #define GPIO_DIRCLR_PIN29_Clear (1UL)
- #define GPIO_DIRCLR_PIN28_Pos (28UL)
- #define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos)
- #define GPIO_DIRCLR_PIN28_Input (0UL)
- #define GPIO_DIRCLR_PIN28_Output (1UL)
- #define GPIO_DIRCLR_PIN28_Clear (1UL)
- #define GPIO_DIRCLR_PIN27_Pos (27UL)
- #define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos)
- #define GPIO_DIRCLR_PIN27_Input (0UL)
- #define GPIO_DIRCLR_PIN27_Output (1UL)
- #define GPIO_DIRCLR_PIN27_Clear (1UL)
- #define GPIO_DIRCLR_PIN26_Pos (26UL)
- #define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos)
- #define GPIO_DIRCLR_PIN26_Input (0UL)
- #define GPIO_DIRCLR_PIN26_Output (1UL)
- #define GPIO_DIRCLR_PIN26_Clear (1UL)
- #define GPIO_DIRCLR_PIN25_Pos (25UL)
- #define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos)
- #define GPIO_DIRCLR_PIN25_Input (0UL)
- #define GPIO_DIRCLR_PIN25_Output (1UL)
- #define GPIO_DIRCLR_PIN25_Clear (1UL)
- #define GPIO_DIRCLR_PIN24_Pos (24UL)
- #define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos)
- #define GPIO_DIRCLR_PIN24_Input (0UL)
- #define GPIO_DIRCLR_PIN24_Output (1UL)
- #define GPIO_DIRCLR_PIN24_Clear (1UL)
- #define GPIO_DIRCLR_PIN23_Pos (23UL)
- #define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos)
- #define GPIO_DIRCLR_PIN23_Input (0UL)
- #define GPIO_DIRCLR_PIN23_Output (1UL)
- #define GPIO_DIRCLR_PIN23_Clear (1UL)
- #define GPIO_DIRCLR_PIN22_Pos (22UL)
- #define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos)
- #define GPIO_DIRCLR_PIN22_Input (0UL)
- #define GPIO_DIRCLR_PIN22_Output (1UL)
- #define GPIO_DIRCLR_PIN22_Clear (1UL)
- #define GPIO_DIRCLR_PIN21_Pos (21UL)
- #define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos)
- #define GPIO_DIRCLR_PIN21_Input (0UL)
- #define GPIO_DIRCLR_PIN21_Output (1UL)
- #define GPIO_DIRCLR_PIN21_Clear (1UL)
- #define GPIO_DIRCLR_PIN20_Pos (20UL)
- #define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos)
- #define GPIO_DIRCLR_PIN20_Input (0UL)
- #define GPIO_DIRCLR_PIN20_Output (1UL)
- #define GPIO_DIRCLR_PIN20_Clear (1UL)
- #define GPIO_DIRCLR_PIN19_Pos (19UL)
- #define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos)
- #define GPIO_DIRCLR_PIN19_Input (0UL)
- #define GPIO_DIRCLR_PIN19_Output (1UL)
- #define GPIO_DIRCLR_PIN19_Clear (1UL)
- #define GPIO_DIRCLR_PIN18_Pos (18UL)
- #define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos)
- #define GPIO_DIRCLR_PIN18_Input (0UL)
- #define GPIO_DIRCLR_PIN18_Output (1UL)
- #define GPIO_DIRCLR_PIN18_Clear (1UL)
- #define GPIO_DIRCLR_PIN17_Pos (17UL)
- #define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos)
- #define GPIO_DIRCLR_PIN17_Input (0UL)
- #define GPIO_DIRCLR_PIN17_Output (1UL)
- #define GPIO_DIRCLR_PIN17_Clear (1UL)
- #define GPIO_DIRCLR_PIN16_Pos (16UL)
- #define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos)
- #define GPIO_DIRCLR_PIN16_Input (0UL)
- #define GPIO_DIRCLR_PIN16_Output (1UL)
- #define GPIO_DIRCLR_PIN16_Clear (1UL)
- #define GPIO_DIRCLR_PIN15_Pos (15UL)
- #define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos)
- #define GPIO_DIRCLR_PIN15_Input (0UL)
- #define GPIO_DIRCLR_PIN15_Output (1UL)
- #define GPIO_DIRCLR_PIN15_Clear (1UL)
- #define GPIO_DIRCLR_PIN14_Pos (14UL)
- #define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos)
- #define GPIO_DIRCLR_PIN14_Input (0UL)
- #define GPIO_DIRCLR_PIN14_Output (1UL)
- #define GPIO_DIRCLR_PIN14_Clear (1UL)
- #define GPIO_DIRCLR_PIN13_Pos (13UL)
- #define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos)
- #define GPIO_DIRCLR_PIN13_Input (0UL)
- #define GPIO_DIRCLR_PIN13_Output (1UL)
- #define GPIO_DIRCLR_PIN13_Clear (1UL)
- #define GPIO_DIRCLR_PIN12_Pos (12UL)
- #define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos)
- #define GPIO_DIRCLR_PIN12_Input (0UL)
- #define GPIO_DIRCLR_PIN12_Output (1UL)
- #define GPIO_DIRCLR_PIN12_Clear (1UL)
- #define GPIO_DIRCLR_PIN11_Pos (11UL)
- #define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos)
- #define GPIO_DIRCLR_PIN11_Input (0UL)
- #define GPIO_DIRCLR_PIN11_Output (1UL)
- #define GPIO_DIRCLR_PIN11_Clear (1UL)
- #define GPIO_DIRCLR_PIN10_Pos (10UL)
- #define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos)
- #define GPIO_DIRCLR_PIN10_Input (0UL)
- #define GPIO_DIRCLR_PIN10_Output (1UL)
- #define GPIO_DIRCLR_PIN10_Clear (1UL)
- #define GPIO_DIRCLR_PIN9_Pos (9UL)
- #define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos)
- #define GPIO_DIRCLR_PIN9_Input (0UL)
- #define GPIO_DIRCLR_PIN9_Output (1UL)
- #define GPIO_DIRCLR_PIN9_Clear (1UL)
- #define GPIO_DIRCLR_PIN8_Pos (8UL)
- #define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos)
- #define GPIO_DIRCLR_PIN8_Input (0UL)
- #define GPIO_DIRCLR_PIN8_Output (1UL)
- #define GPIO_DIRCLR_PIN8_Clear (1UL)
- #define GPIO_DIRCLR_PIN7_Pos (7UL)
- #define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos)
- #define GPIO_DIRCLR_PIN7_Input (0UL)
- #define GPIO_DIRCLR_PIN7_Output (1UL)
- #define GPIO_DIRCLR_PIN7_Clear (1UL)
- #define GPIO_DIRCLR_PIN6_Pos (6UL)
- #define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos)
- #define GPIO_DIRCLR_PIN6_Input (0UL)
- #define GPIO_DIRCLR_PIN6_Output (1UL)
- #define GPIO_DIRCLR_PIN6_Clear (1UL)
- #define GPIO_DIRCLR_PIN5_Pos (5UL)
- #define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos)
- #define GPIO_DIRCLR_PIN5_Input (0UL)
- #define GPIO_DIRCLR_PIN5_Output (1UL)
- #define GPIO_DIRCLR_PIN5_Clear (1UL)
- #define GPIO_DIRCLR_PIN4_Pos (4UL)
- #define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos)
- #define GPIO_DIRCLR_PIN4_Input (0UL)
- #define GPIO_DIRCLR_PIN4_Output (1UL)
- #define GPIO_DIRCLR_PIN4_Clear (1UL)
- #define GPIO_DIRCLR_PIN3_Pos (3UL)
- #define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos)
- #define GPIO_DIRCLR_PIN3_Input (0UL)
- #define GPIO_DIRCLR_PIN3_Output (1UL)
- #define GPIO_DIRCLR_PIN3_Clear (1UL)
- #define GPIO_DIRCLR_PIN2_Pos (2UL)
- #define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos)
- #define GPIO_DIRCLR_PIN2_Input (0UL)
- #define GPIO_DIRCLR_PIN2_Output (1UL)
- #define GPIO_DIRCLR_PIN2_Clear (1UL)
- #define GPIO_DIRCLR_PIN1_Pos (1UL)
- #define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos)
- #define GPIO_DIRCLR_PIN1_Input (0UL)
- #define GPIO_DIRCLR_PIN1_Output (1UL)
- #define GPIO_DIRCLR_PIN1_Clear (1UL)
- #define GPIO_DIRCLR_PIN0_Pos (0UL)
- #define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos)
- #define GPIO_DIRCLR_PIN0_Input (0UL)
- #define GPIO_DIRCLR_PIN0_Output (1UL)
- #define GPIO_DIRCLR_PIN0_Clear (1UL)
- #define GPIO_LATCH_PIN31_Pos (31UL)
- #define GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos)
- #define GPIO_LATCH_PIN31_NotLatched (0UL)
- #define GPIO_LATCH_PIN31_Latched (1UL)
- #define GPIO_LATCH_PIN30_Pos (30UL)
- #define GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos)
- #define GPIO_LATCH_PIN30_NotLatched (0UL)
- #define GPIO_LATCH_PIN30_Latched (1UL)
- #define GPIO_LATCH_PIN29_Pos (29UL)
- #define GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos)
- #define GPIO_LATCH_PIN29_NotLatched (0UL)
- #define GPIO_LATCH_PIN29_Latched (1UL)
- #define GPIO_LATCH_PIN28_Pos (28UL)
- #define GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos)
- #define GPIO_LATCH_PIN28_NotLatched (0UL)
- #define GPIO_LATCH_PIN28_Latched (1UL)
- #define GPIO_LATCH_PIN27_Pos (27UL)
- #define GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos)
- #define GPIO_LATCH_PIN27_NotLatched (0UL)
- #define GPIO_LATCH_PIN27_Latched (1UL)
- #define GPIO_LATCH_PIN26_Pos (26UL)
- #define GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos)
- #define GPIO_LATCH_PIN26_NotLatched (0UL)
- #define GPIO_LATCH_PIN26_Latched (1UL)
- #define GPIO_LATCH_PIN25_Pos (25UL)
- #define GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos)
- #define GPIO_LATCH_PIN25_NotLatched (0UL)
- #define GPIO_LATCH_PIN25_Latched (1UL)
- #define GPIO_LATCH_PIN24_Pos (24UL)
- #define GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos)
- #define GPIO_LATCH_PIN24_NotLatched (0UL)
- #define GPIO_LATCH_PIN24_Latched (1UL)
- #define GPIO_LATCH_PIN23_Pos (23UL)
- #define GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos)
- #define GPIO_LATCH_PIN23_NotLatched (0UL)
- #define GPIO_LATCH_PIN23_Latched (1UL)
- #define GPIO_LATCH_PIN22_Pos (22UL)
- #define GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos)
- #define GPIO_LATCH_PIN22_NotLatched (0UL)
- #define GPIO_LATCH_PIN22_Latched (1UL)
- #define GPIO_LATCH_PIN21_Pos (21UL)
- #define GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos)
- #define GPIO_LATCH_PIN21_NotLatched (0UL)
- #define GPIO_LATCH_PIN21_Latched (1UL)
- #define GPIO_LATCH_PIN20_Pos (20UL)
- #define GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos)
- #define GPIO_LATCH_PIN20_NotLatched (0UL)
- #define GPIO_LATCH_PIN20_Latched (1UL)
- #define GPIO_LATCH_PIN19_Pos (19UL)
- #define GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos)
- #define GPIO_LATCH_PIN19_NotLatched (0UL)
- #define GPIO_LATCH_PIN19_Latched (1UL)
- #define GPIO_LATCH_PIN18_Pos (18UL)
- #define GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos)
- #define GPIO_LATCH_PIN18_NotLatched (0UL)
- #define GPIO_LATCH_PIN18_Latched (1UL)
- #define GPIO_LATCH_PIN17_Pos (17UL)
- #define GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos)
- #define GPIO_LATCH_PIN17_NotLatched (0UL)
- #define GPIO_LATCH_PIN17_Latched (1UL)
- #define GPIO_LATCH_PIN16_Pos (16UL)
- #define GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos)
- #define GPIO_LATCH_PIN16_NotLatched (0UL)
- #define GPIO_LATCH_PIN16_Latched (1UL)
- #define GPIO_LATCH_PIN15_Pos (15UL)
- #define GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos)
- #define GPIO_LATCH_PIN15_NotLatched (0UL)
- #define GPIO_LATCH_PIN15_Latched (1UL)
- #define GPIO_LATCH_PIN14_Pos (14UL)
- #define GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos)
- #define GPIO_LATCH_PIN14_NotLatched (0UL)
- #define GPIO_LATCH_PIN14_Latched (1UL)
- #define GPIO_LATCH_PIN13_Pos (13UL)
- #define GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos)
- #define GPIO_LATCH_PIN13_NotLatched (0UL)
- #define GPIO_LATCH_PIN13_Latched (1UL)
- #define GPIO_LATCH_PIN12_Pos (12UL)
- #define GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos)
- #define GPIO_LATCH_PIN12_NotLatched (0UL)
- #define GPIO_LATCH_PIN12_Latched (1UL)
- #define GPIO_LATCH_PIN11_Pos (11UL)
- #define GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos)
- #define GPIO_LATCH_PIN11_NotLatched (0UL)
- #define GPIO_LATCH_PIN11_Latched (1UL)
- #define GPIO_LATCH_PIN10_Pos (10UL)
- #define GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos)
- #define GPIO_LATCH_PIN10_NotLatched (0UL)
- #define GPIO_LATCH_PIN10_Latched (1UL)
- #define GPIO_LATCH_PIN9_Pos (9UL)
- #define GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos)
- #define GPIO_LATCH_PIN9_NotLatched (0UL)
- #define GPIO_LATCH_PIN9_Latched (1UL)
- #define GPIO_LATCH_PIN8_Pos (8UL)
- #define GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos)
- #define GPIO_LATCH_PIN8_NotLatched (0UL)
- #define GPIO_LATCH_PIN8_Latched (1UL)
- #define GPIO_LATCH_PIN7_Pos (7UL)
- #define GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos)
- #define GPIO_LATCH_PIN7_NotLatched (0UL)
- #define GPIO_LATCH_PIN7_Latched (1UL)
- #define GPIO_LATCH_PIN6_Pos (6UL)
- #define GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos)
- #define GPIO_LATCH_PIN6_NotLatched (0UL)
- #define GPIO_LATCH_PIN6_Latched (1UL)
- #define GPIO_LATCH_PIN5_Pos (5UL)
- #define GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos)
- #define GPIO_LATCH_PIN5_NotLatched (0UL)
- #define GPIO_LATCH_PIN5_Latched (1UL)
- #define GPIO_LATCH_PIN4_Pos (4UL)
- #define GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos)
- #define GPIO_LATCH_PIN4_NotLatched (0UL)
- #define GPIO_LATCH_PIN4_Latched (1UL)
- #define GPIO_LATCH_PIN3_Pos (3UL)
- #define GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos)
- #define GPIO_LATCH_PIN3_NotLatched (0UL)
- #define GPIO_LATCH_PIN3_Latched (1UL)
- #define GPIO_LATCH_PIN2_Pos (2UL)
- #define GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos)
- #define GPIO_LATCH_PIN2_NotLatched (0UL)
- #define GPIO_LATCH_PIN2_Latched (1UL)
- #define GPIO_LATCH_PIN1_Pos (1UL)
- #define GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos)
- #define GPIO_LATCH_PIN1_NotLatched (0UL)
- #define GPIO_LATCH_PIN1_Latched (1UL)
- #define GPIO_LATCH_PIN0_Pos (0UL)
- #define GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos)
- #define GPIO_LATCH_PIN0_NotLatched (0UL)
- #define GPIO_LATCH_PIN0_Latched (1UL)
- #define GPIO_DETECTMODE_DETECTMODE_Pos (0UL)
- #define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos)
- #define GPIO_DETECTMODE_DETECTMODE_Default (0UL)
- #define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL)
- #define GPIO_PIN_CNF_SENSE_Pos (16UL)
- #define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos)
- #define GPIO_PIN_CNF_SENSE_Disabled (0UL)
- #define GPIO_PIN_CNF_SENSE_High (2UL)
- #define GPIO_PIN_CNF_SENSE_Low (3UL)
- #define GPIO_PIN_CNF_DRIVE_Pos (8UL)
- #define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos)
- #define GPIO_PIN_CNF_DRIVE_S0S1 (0UL)
- #define GPIO_PIN_CNF_DRIVE_H0S1 (1UL)
- #define GPIO_PIN_CNF_DRIVE_S0H1 (2UL)
- #define GPIO_PIN_CNF_DRIVE_H0H1 (3UL)
- #define GPIO_PIN_CNF_DRIVE_D0S1 (4UL)
- #define GPIO_PIN_CNF_DRIVE_D0H1 (5UL)
- #define GPIO_PIN_CNF_DRIVE_S0D1 (6UL)
- #define GPIO_PIN_CNF_DRIVE_H0D1 (7UL)
- #define GPIO_PIN_CNF_PULL_Pos (2UL)
- #define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos)
- #define GPIO_PIN_CNF_PULL_Disabled (0UL)
- #define GPIO_PIN_CNF_PULL_Pulldown (1UL)
- #define GPIO_PIN_CNF_PULL_Pullup (3UL)
- #define GPIO_PIN_CNF_INPUT_Pos (1UL)
- #define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos)
- #define GPIO_PIN_CNF_INPUT_Connect (0UL)
- #define GPIO_PIN_CNF_INPUT_Disconnect (1UL)
- #define GPIO_PIN_CNF_DIR_Pos (0UL)
- #define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos)
- #define GPIO_PIN_CNF_DIR_Input (0UL)
- #define GPIO_PIN_CNF_DIR_Output (1UL)
- #define PDM_TASKS_START_TASKS_START_Pos (0UL)
- #define PDM_TASKS_START_TASKS_START_Msk (0x1UL << PDM_TASKS_START_TASKS_START_Pos)
- #define PDM_TASKS_START_TASKS_START_Trigger (1UL)
- #define PDM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define PDM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << PDM_TASKS_STOP_TASKS_STOP_Pos)
- #define PDM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << PDM_EVENTS_STARTED_EVENTS_STARTED_Pos)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
- #define PDM_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define PDM_EVENTS_END_EVENTS_END_Pos (0UL)
- #define PDM_EVENTS_END_EVENTS_END_Msk (0x1UL << PDM_EVENTS_END_EVENTS_END_Pos)
- #define PDM_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define PDM_EVENTS_END_EVENTS_END_Generated (1UL)
- #define PDM_INTEN_END_Pos (2UL)
- #define PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos)
- #define PDM_INTEN_END_Disabled (0UL)
- #define PDM_INTEN_END_Enabled (1UL)
- #define PDM_INTEN_STOPPED_Pos (1UL)
- #define PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos)
- #define PDM_INTEN_STOPPED_Disabled (0UL)
- #define PDM_INTEN_STOPPED_Enabled (1UL)
- #define PDM_INTEN_STARTED_Pos (0UL)
- #define PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos)
- #define PDM_INTEN_STARTED_Disabled (0UL)
- #define PDM_INTEN_STARTED_Enabled (1UL)
- #define PDM_INTENSET_END_Pos (2UL)
- #define PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos)
- #define PDM_INTENSET_END_Disabled (0UL)
- #define PDM_INTENSET_END_Enabled (1UL)
- #define PDM_INTENSET_END_Set (1UL)
- #define PDM_INTENSET_STOPPED_Pos (1UL)
- #define PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos)
- #define PDM_INTENSET_STOPPED_Disabled (0UL)
- #define PDM_INTENSET_STOPPED_Enabled (1UL)
- #define PDM_INTENSET_STOPPED_Set (1UL)
- #define PDM_INTENSET_STARTED_Pos (0UL)
- #define PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos)
- #define PDM_INTENSET_STARTED_Disabled (0UL)
- #define PDM_INTENSET_STARTED_Enabled (1UL)
- #define PDM_INTENSET_STARTED_Set (1UL)
- #define PDM_INTENCLR_END_Pos (2UL)
- #define PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos)
- #define PDM_INTENCLR_END_Disabled (0UL)
- #define PDM_INTENCLR_END_Enabled (1UL)
- #define PDM_INTENCLR_END_Clear (1UL)
- #define PDM_INTENCLR_STOPPED_Pos (1UL)
- #define PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos)
- #define PDM_INTENCLR_STOPPED_Disabled (0UL)
- #define PDM_INTENCLR_STOPPED_Enabled (1UL)
- #define PDM_INTENCLR_STOPPED_Clear (1UL)
- #define PDM_INTENCLR_STARTED_Pos (0UL)
- #define PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos)
- #define PDM_INTENCLR_STARTED_Disabled (0UL)
- #define PDM_INTENCLR_STARTED_Enabled (1UL)
- #define PDM_INTENCLR_STARTED_Clear (1UL)
- #define PDM_ENABLE_ENABLE_Pos (0UL)
- #define PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos)
- #define PDM_ENABLE_ENABLE_Disabled (0UL)
- #define PDM_ENABLE_ENABLE_Enabled (1UL)
- #define PDM_PDMCLKCTRL_FREQ_Pos (0UL)
- #define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos)
- #define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL)
- #define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL)
- #define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL)
- #define PDM_MODE_EDGE_Pos (1UL)
- #define PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos)
- #define PDM_MODE_EDGE_LeftFalling (0UL)
- #define PDM_MODE_EDGE_LeftRising (1UL)
- #define PDM_MODE_OPERATION_Pos (0UL)
- #define PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos)
- #define PDM_MODE_OPERATION_Stereo (0UL)
- #define PDM_MODE_OPERATION_Mono (1UL)
- #define PDM_GAINL_GAINL_Pos (0UL)
- #define PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos)
- #define PDM_GAINL_GAINL_MinGain (0x00UL)
- #define PDM_GAINL_GAINL_DefaultGain (0x28UL)
- #define PDM_GAINL_GAINL_MaxGain (0x50UL)
- #define PDM_GAINR_GAINR_Pos (0UL)
- #define PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos)
- #define PDM_GAINR_GAINR_MinGain (0x00UL)
- #define PDM_GAINR_GAINR_DefaultGain (0x28UL)
- #define PDM_GAINR_GAINR_MaxGain (0x50UL)
- #define PDM_PSEL_CLK_CONNECT_Pos (31UL)
- #define PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos)
- #define PDM_PSEL_CLK_CONNECT_Connected (0UL)
- #define PDM_PSEL_CLK_CONNECT_Disconnected (1UL)
- #define PDM_PSEL_CLK_PIN_Pos (0UL)
- #define PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos)
- #define PDM_PSEL_DIN_CONNECT_Pos (31UL)
- #define PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos)
- #define PDM_PSEL_DIN_CONNECT_Connected (0UL)
- #define PDM_PSEL_DIN_CONNECT_Disconnected (1UL)
- #define PDM_PSEL_DIN_PIN_Pos (0UL)
- #define PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos)
- #define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL)
- #define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos)
- #define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL)
- #define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos)
- #define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos (0UL)
- #define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Msk (0x1UL << POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos)
- #define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Trigger (1UL)
- #define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos (0UL)
- #define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Msk (0x1UL << POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos)
- #define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Trigger (1UL)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos (0UL)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Msk (0x1UL << POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_NotGenerated (0UL)
- #define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Generated (1UL)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos (0UL)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Msk (0x1UL << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated (0UL)
- #define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Generated (1UL)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos (0UL)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Msk (0x1UL << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated (0UL)
- #define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Generated (1UL)
- #define POWER_INTENSET_SLEEPEXIT_Pos (6UL)
- #define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos)
- #define POWER_INTENSET_SLEEPEXIT_Disabled (0UL)
- #define POWER_INTENSET_SLEEPEXIT_Enabled (1UL)
- #define POWER_INTENSET_SLEEPEXIT_Set (1UL)
- #define POWER_INTENSET_SLEEPENTER_Pos (5UL)
- #define POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos)
- #define POWER_INTENSET_SLEEPENTER_Disabled (0UL)
- #define POWER_INTENSET_SLEEPENTER_Enabled (1UL)
- #define POWER_INTENSET_SLEEPENTER_Set (1UL)
- #define POWER_INTENSET_POFWARN_Pos (2UL)
- #define POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos)
- #define POWER_INTENSET_POFWARN_Disabled (0UL)
- #define POWER_INTENSET_POFWARN_Enabled (1UL)
- #define POWER_INTENSET_POFWARN_Set (1UL)
- #define POWER_INTENCLR_SLEEPEXIT_Pos (6UL)
- #define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos)
- #define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL)
- #define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL)
- #define POWER_INTENCLR_SLEEPEXIT_Clear (1UL)
- #define POWER_INTENCLR_SLEEPENTER_Pos (5UL)
- #define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos)
- #define POWER_INTENCLR_SLEEPENTER_Disabled (0UL)
- #define POWER_INTENCLR_SLEEPENTER_Enabled (1UL)
- #define POWER_INTENCLR_SLEEPENTER_Clear (1UL)
- #define POWER_INTENCLR_POFWARN_Pos (2UL)
- #define POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos)
- #define POWER_INTENCLR_POFWARN_Disabled (0UL)
- #define POWER_INTENCLR_POFWARN_Enabled (1UL)
- #define POWER_INTENCLR_POFWARN_Clear (1UL)
- #define POWER_RESETREAS_DIF_Pos (18UL)
- #define POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos)
- #define POWER_RESETREAS_DIF_NotDetected (0UL)
- #define POWER_RESETREAS_DIF_Detected (1UL)
- #define POWER_RESETREAS_OFF_Pos (16UL)
- #define POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos)
- #define POWER_RESETREAS_OFF_NotDetected (0UL)
- #define POWER_RESETREAS_OFF_Detected (1UL)
- #define POWER_RESETREAS_LOCKUP_Pos (3UL)
- #define POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos)
- #define POWER_RESETREAS_LOCKUP_NotDetected (0UL)
- #define POWER_RESETREAS_LOCKUP_Detected (1UL)
- #define POWER_RESETREAS_SREQ_Pos (2UL)
- #define POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos)
- #define POWER_RESETREAS_SREQ_NotDetected (0UL)
- #define POWER_RESETREAS_SREQ_Detected (1UL)
- #define POWER_RESETREAS_DOG_Pos (1UL)
- #define POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos)
- #define POWER_RESETREAS_DOG_NotDetected (0UL)
- #define POWER_RESETREAS_DOG_Detected (1UL)
- #define POWER_RESETREAS_RESETPIN_Pos (0UL)
- #define POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos)
- #define POWER_RESETREAS_RESETPIN_NotDetected (0UL)
- #define POWER_RESETREAS_RESETPIN_Detected (1UL)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL)
- #define POWER_POFCON_THRESHOLD_Pos (1UL)
- #define POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos)
- #define POWER_POFCON_THRESHOLD_V17 (4UL)
- #define POWER_POFCON_THRESHOLD_V18 (5UL)
- #define POWER_POFCON_THRESHOLD_V19 (6UL)
- #define POWER_POFCON_THRESHOLD_V20 (7UL)
- #define POWER_POFCON_THRESHOLD_V21 (8UL)
- #define POWER_POFCON_THRESHOLD_V22 (9UL)
- #define POWER_POFCON_THRESHOLD_V23 (10UL)
- #define POWER_POFCON_THRESHOLD_V24 (11UL)
- #define POWER_POFCON_THRESHOLD_V25 (12UL)
- #define POWER_POFCON_THRESHOLD_V26 (13UL)
- #define POWER_POFCON_THRESHOLD_V27 (14UL)
- #define POWER_POFCON_THRESHOLD_V28 (15UL)
- #define POWER_POFCON_POF_Pos (0UL)
- #define POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos)
- #define POWER_POFCON_POF_Disabled (0UL)
- #define POWER_POFCON_POF_Enabled (1UL)
- #define POWER_GPREGRET_GPREGRET_Pos (0UL)
- #define POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos)
- #define POWER_GPREGRET2_GPREGRET_Pos (0UL)
- #define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos)
- #define POWER_DCDCEN_DCDCEN_Pos (0UL)
- #define POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos)
- #define POWER_DCDCEN_DCDCEN_Disabled (0UL)
- #define POWER_DCDCEN_DCDCEN_Enabled (1UL)
- #define POWER_RAM_POWER_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos)
- #define POWER_RAM_POWER_S1RETENTION_Off (0UL)
- #define POWER_RAM_POWER_S1RETENTION_On (1UL)
- #define POWER_RAM_POWER_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos)
- #define POWER_RAM_POWER_S0RETENTION_Off (0UL)
- #define POWER_RAM_POWER_S0RETENTION_On (1UL)
- #define POWER_RAM_POWER_S1POWER_Pos (1UL)
- #define POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos)
- #define POWER_RAM_POWER_S1POWER_Off (0UL)
- #define POWER_RAM_POWER_S1POWER_On (1UL)
- #define POWER_RAM_POWER_S0POWER_Pos (0UL)
- #define POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos)
- #define POWER_RAM_POWER_S0POWER_Off (0UL)
- #define POWER_RAM_POWER_S0POWER_On (1UL)
- #define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos)
- #define POWER_RAM_POWERSET_S1RETENTION_On (1UL)
- #define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos)
- #define POWER_RAM_POWERSET_S0RETENTION_On (1UL)
- #define POWER_RAM_POWERSET_S1POWER_Pos (1UL)
- #define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos)
- #define POWER_RAM_POWERSET_S1POWER_On (1UL)
- #define POWER_RAM_POWERSET_S0POWER_Pos (0UL)
- #define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos)
- #define POWER_RAM_POWERSET_S0POWER_On (1UL)
- #define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos)
- #define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL)
- #define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos)
- #define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL)
- #define POWER_RAM_POWERCLR_S1POWER_Pos (1UL)
- #define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos)
- #define POWER_RAM_POWERCLR_S1POWER_Off (1UL)
- #define POWER_RAM_POWERCLR_S0POWER_Pos (0UL)
- #define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos)
- #define POWER_RAM_POWERCLR_S0POWER_Off (1UL)
- #define PPI_TASKS_CHG_EN_EN_Pos (0UL)
- #define PPI_TASKS_CHG_EN_EN_Msk (0x1UL << PPI_TASKS_CHG_EN_EN_Pos)
- #define PPI_TASKS_CHG_EN_EN_Trigger (1UL)
- #define PPI_TASKS_CHG_DIS_DIS_Pos (0UL)
- #define PPI_TASKS_CHG_DIS_DIS_Msk (0x1UL << PPI_TASKS_CHG_DIS_DIS_Pos)
- #define PPI_TASKS_CHG_DIS_DIS_Trigger (1UL)
- #define PPI_CHEN_CH31_Pos (31UL)
- #define PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos)
- #define PPI_CHEN_CH31_Disabled (0UL)
- #define PPI_CHEN_CH31_Enabled (1UL)
- #define PPI_CHEN_CH30_Pos (30UL)
- #define PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos)
- #define PPI_CHEN_CH30_Disabled (0UL)
- #define PPI_CHEN_CH30_Enabled (1UL)
- #define PPI_CHEN_CH29_Pos (29UL)
- #define PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos)
- #define PPI_CHEN_CH29_Disabled (0UL)
- #define PPI_CHEN_CH29_Enabled (1UL)
- #define PPI_CHEN_CH28_Pos (28UL)
- #define PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos)
- #define PPI_CHEN_CH28_Disabled (0UL)
- #define PPI_CHEN_CH28_Enabled (1UL)
- #define PPI_CHEN_CH27_Pos (27UL)
- #define PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos)
- #define PPI_CHEN_CH27_Disabled (0UL)
- #define PPI_CHEN_CH27_Enabled (1UL)
- #define PPI_CHEN_CH26_Pos (26UL)
- #define PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos)
- #define PPI_CHEN_CH26_Disabled (0UL)
- #define PPI_CHEN_CH26_Enabled (1UL)
- #define PPI_CHEN_CH25_Pos (25UL)
- #define PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos)
- #define PPI_CHEN_CH25_Disabled (0UL)
- #define PPI_CHEN_CH25_Enabled (1UL)
- #define PPI_CHEN_CH24_Pos (24UL)
- #define PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos)
- #define PPI_CHEN_CH24_Disabled (0UL)
- #define PPI_CHEN_CH24_Enabled (1UL)
- #define PPI_CHEN_CH23_Pos (23UL)
- #define PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos)
- #define PPI_CHEN_CH23_Disabled (0UL)
- #define PPI_CHEN_CH23_Enabled (1UL)
- #define PPI_CHEN_CH22_Pos (22UL)
- #define PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos)
- #define PPI_CHEN_CH22_Disabled (0UL)
- #define PPI_CHEN_CH22_Enabled (1UL)
- #define PPI_CHEN_CH21_Pos (21UL)
- #define PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos)
- #define PPI_CHEN_CH21_Disabled (0UL)
- #define PPI_CHEN_CH21_Enabled (1UL)
- #define PPI_CHEN_CH20_Pos (20UL)
- #define PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos)
- #define PPI_CHEN_CH20_Disabled (0UL)
- #define PPI_CHEN_CH20_Enabled (1UL)
- #define PPI_CHEN_CH19_Pos (19UL)
- #define PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos)
- #define PPI_CHEN_CH19_Disabled (0UL)
- #define PPI_CHEN_CH19_Enabled (1UL)
- #define PPI_CHEN_CH18_Pos (18UL)
- #define PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos)
- #define PPI_CHEN_CH18_Disabled (0UL)
- #define PPI_CHEN_CH18_Enabled (1UL)
- #define PPI_CHEN_CH17_Pos (17UL)
- #define PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos)
- #define PPI_CHEN_CH17_Disabled (0UL)
- #define PPI_CHEN_CH17_Enabled (1UL)
- #define PPI_CHEN_CH16_Pos (16UL)
- #define PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos)
- #define PPI_CHEN_CH16_Disabled (0UL)
- #define PPI_CHEN_CH16_Enabled (1UL)
- #define PPI_CHEN_CH15_Pos (15UL)
- #define PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos)
- #define PPI_CHEN_CH15_Disabled (0UL)
- #define PPI_CHEN_CH15_Enabled (1UL)
- #define PPI_CHEN_CH14_Pos (14UL)
- #define PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos)
- #define PPI_CHEN_CH14_Disabled (0UL)
- #define PPI_CHEN_CH14_Enabled (1UL)
- #define PPI_CHEN_CH13_Pos (13UL)
- #define PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos)
- #define PPI_CHEN_CH13_Disabled (0UL)
- #define PPI_CHEN_CH13_Enabled (1UL)
- #define PPI_CHEN_CH12_Pos (12UL)
- #define PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos)
- #define PPI_CHEN_CH12_Disabled (0UL)
- #define PPI_CHEN_CH12_Enabled (1UL)
- #define PPI_CHEN_CH11_Pos (11UL)
- #define PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos)
- #define PPI_CHEN_CH11_Disabled (0UL)
- #define PPI_CHEN_CH11_Enabled (1UL)
- #define PPI_CHEN_CH10_Pos (10UL)
- #define PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos)
- #define PPI_CHEN_CH10_Disabled (0UL)
- #define PPI_CHEN_CH10_Enabled (1UL)
- #define PPI_CHEN_CH9_Pos (9UL)
- #define PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos)
- #define PPI_CHEN_CH9_Disabled (0UL)
- #define PPI_CHEN_CH9_Enabled (1UL)
- #define PPI_CHEN_CH8_Pos (8UL)
- #define PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos)
- #define PPI_CHEN_CH8_Disabled (0UL)
- #define PPI_CHEN_CH8_Enabled (1UL)
- #define PPI_CHEN_CH7_Pos (7UL)
- #define PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos)
- #define PPI_CHEN_CH7_Disabled (0UL)
- #define PPI_CHEN_CH7_Enabled (1UL)
- #define PPI_CHEN_CH6_Pos (6UL)
- #define PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos)
- #define PPI_CHEN_CH6_Disabled (0UL)
- #define PPI_CHEN_CH6_Enabled (1UL)
- #define PPI_CHEN_CH5_Pos (5UL)
- #define PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos)
- #define PPI_CHEN_CH5_Disabled (0UL)
- #define PPI_CHEN_CH5_Enabled (1UL)
- #define PPI_CHEN_CH4_Pos (4UL)
- #define PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos)
- #define PPI_CHEN_CH4_Disabled (0UL)
- #define PPI_CHEN_CH4_Enabled (1UL)
- #define PPI_CHEN_CH3_Pos (3UL)
- #define PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos)
- #define PPI_CHEN_CH3_Disabled (0UL)
- #define PPI_CHEN_CH3_Enabled (1UL)
- #define PPI_CHEN_CH2_Pos (2UL)
- #define PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos)
- #define PPI_CHEN_CH2_Disabled (0UL)
- #define PPI_CHEN_CH2_Enabled (1UL)
- #define PPI_CHEN_CH1_Pos (1UL)
- #define PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos)
- #define PPI_CHEN_CH1_Disabled (0UL)
- #define PPI_CHEN_CH1_Enabled (1UL)
- #define PPI_CHEN_CH0_Pos (0UL)
- #define PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos)
- #define PPI_CHEN_CH0_Disabled (0UL)
- #define PPI_CHEN_CH0_Enabled (1UL)
- #define PPI_CHENSET_CH31_Pos (31UL)
- #define PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos)
- #define PPI_CHENSET_CH31_Disabled (0UL)
- #define PPI_CHENSET_CH31_Enabled (1UL)
- #define PPI_CHENSET_CH31_Set (1UL)
- #define PPI_CHENSET_CH30_Pos (30UL)
- #define PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos)
- #define PPI_CHENSET_CH30_Disabled (0UL)
- #define PPI_CHENSET_CH30_Enabled (1UL)
- #define PPI_CHENSET_CH30_Set (1UL)
- #define PPI_CHENSET_CH29_Pos (29UL)
- #define PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos)
- #define PPI_CHENSET_CH29_Disabled (0UL)
- #define PPI_CHENSET_CH29_Enabled (1UL)
- #define PPI_CHENSET_CH29_Set (1UL)
- #define PPI_CHENSET_CH28_Pos (28UL)
- #define PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos)
- #define PPI_CHENSET_CH28_Disabled (0UL)
- #define PPI_CHENSET_CH28_Enabled (1UL)
- #define PPI_CHENSET_CH28_Set (1UL)
- #define PPI_CHENSET_CH27_Pos (27UL)
- #define PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos)
- #define PPI_CHENSET_CH27_Disabled (0UL)
- #define PPI_CHENSET_CH27_Enabled (1UL)
- #define PPI_CHENSET_CH27_Set (1UL)
- #define PPI_CHENSET_CH26_Pos (26UL)
- #define PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos)
- #define PPI_CHENSET_CH26_Disabled (0UL)
- #define PPI_CHENSET_CH26_Enabled (1UL)
- #define PPI_CHENSET_CH26_Set (1UL)
- #define PPI_CHENSET_CH25_Pos (25UL)
- #define PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos)
- #define PPI_CHENSET_CH25_Disabled (0UL)
- #define PPI_CHENSET_CH25_Enabled (1UL)
- #define PPI_CHENSET_CH25_Set (1UL)
- #define PPI_CHENSET_CH24_Pos (24UL)
- #define PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos)
- #define PPI_CHENSET_CH24_Disabled (0UL)
- #define PPI_CHENSET_CH24_Enabled (1UL)
- #define PPI_CHENSET_CH24_Set (1UL)
- #define PPI_CHENSET_CH23_Pos (23UL)
- #define PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos)
- #define PPI_CHENSET_CH23_Disabled (0UL)
- #define PPI_CHENSET_CH23_Enabled (1UL)
- #define PPI_CHENSET_CH23_Set (1UL)
- #define PPI_CHENSET_CH22_Pos (22UL)
- #define PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos)
- #define PPI_CHENSET_CH22_Disabled (0UL)
- #define PPI_CHENSET_CH22_Enabled (1UL)
- #define PPI_CHENSET_CH22_Set (1UL)
- #define PPI_CHENSET_CH21_Pos (21UL)
- #define PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos)
- #define PPI_CHENSET_CH21_Disabled (0UL)
- #define PPI_CHENSET_CH21_Enabled (1UL)
- #define PPI_CHENSET_CH21_Set (1UL)
- #define PPI_CHENSET_CH20_Pos (20UL)
- #define PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos)
- #define PPI_CHENSET_CH20_Disabled (0UL)
- #define PPI_CHENSET_CH20_Enabled (1UL)
- #define PPI_CHENSET_CH20_Set (1UL)
- #define PPI_CHENSET_CH19_Pos (19UL)
- #define PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos)
- #define PPI_CHENSET_CH19_Disabled (0UL)
- #define PPI_CHENSET_CH19_Enabled (1UL)
- #define PPI_CHENSET_CH19_Set (1UL)
- #define PPI_CHENSET_CH18_Pos (18UL)
- #define PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos)
- #define PPI_CHENSET_CH18_Disabled (0UL)
- #define PPI_CHENSET_CH18_Enabled (1UL)
- #define PPI_CHENSET_CH18_Set (1UL)
- #define PPI_CHENSET_CH17_Pos (17UL)
- #define PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos)
- #define PPI_CHENSET_CH17_Disabled (0UL)
- #define PPI_CHENSET_CH17_Enabled (1UL)
- #define PPI_CHENSET_CH17_Set (1UL)
- #define PPI_CHENSET_CH16_Pos (16UL)
- #define PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos)
- #define PPI_CHENSET_CH16_Disabled (0UL)
- #define PPI_CHENSET_CH16_Enabled (1UL)
- #define PPI_CHENSET_CH16_Set (1UL)
- #define PPI_CHENSET_CH15_Pos (15UL)
- #define PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos)
- #define PPI_CHENSET_CH15_Disabled (0UL)
- #define PPI_CHENSET_CH15_Enabled (1UL)
- #define PPI_CHENSET_CH15_Set (1UL)
- #define PPI_CHENSET_CH14_Pos (14UL)
- #define PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos)
- #define PPI_CHENSET_CH14_Disabled (0UL)
- #define PPI_CHENSET_CH14_Enabled (1UL)
- #define PPI_CHENSET_CH14_Set (1UL)
- #define PPI_CHENSET_CH13_Pos (13UL)
- #define PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos)
- #define PPI_CHENSET_CH13_Disabled (0UL)
- #define PPI_CHENSET_CH13_Enabled (1UL)
- #define PPI_CHENSET_CH13_Set (1UL)
- #define PPI_CHENSET_CH12_Pos (12UL)
- #define PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos)
- #define PPI_CHENSET_CH12_Disabled (0UL)
- #define PPI_CHENSET_CH12_Enabled (1UL)
- #define PPI_CHENSET_CH12_Set (1UL)
- #define PPI_CHENSET_CH11_Pos (11UL)
- #define PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos)
- #define PPI_CHENSET_CH11_Disabled (0UL)
- #define PPI_CHENSET_CH11_Enabled (1UL)
- #define PPI_CHENSET_CH11_Set (1UL)
- #define PPI_CHENSET_CH10_Pos (10UL)
- #define PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos)
- #define PPI_CHENSET_CH10_Disabled (0UL)
- #define PPI_CHENSET_CH10_Enabled (1UL)
- #define PPI_CHENSET_CH10_Set (1UL)
- #define PPI_CHENSET_CH9_Pos (9UL)
- #define PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos)
- #define PPI_CHENSET_CH9_Disabled (0UL)
- #define PPI_CHENSET_CH9_Enabled (1UL)
- #define PPI_CHENSET_CH9_Set (1UL)
- #define PPI_CHENSET_CH8_Pos (8UL)
- #define PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos)
- #define PPI_CHENSET_CH8_Disabled (0UL)
- #define PPI_CHENSET_CH8_Enabled (1UL)
- #define PPI_CHENSET_CH8_Set (1UL)
- #define PPI_CHENSET_CH7_Pos (7UL)
- #define PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos)
- #define PPI_CHENSET_CH7_Disabled (0UL)
- #define PPI_CHENSET_CH7_Enabled (1UL)
- #define PPI_CHENSET_CH7_Set (1UL)
- #define PPI_CHENSET_CH6_Pos (6UL)
- #define PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos)
- #define PPI_CHENSET_CH6_Disabled (0UL)
- #define PPI_CHENSET_CH6_Enabled (1UL)
- #define PPI_CHENSET_CH6_Set (1UL)
- #define PPI_CHENSET_CH5_Pos (5UL)
- #define PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos)
- #define PPI_CHENSET_CH5_Disabled (0UL)
- #define PPI_CHENSET_CH5_Enabled (1UL)
- #define PPI_CHENSET_CH5_Set (1UL)
- #define PPI_CHENSET_CH4_Pos (4UL)
- #define PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos)
- #define PPI_CHENSET_CH4_Disabled (0UL)
- #define PPI_CHENSET_CH4_Enabled (1UL)
- #define PPI_CHENSET_CH4_Set (1UL)
- #define PPI_CHENSET_CH3_Pos (3UL)
- #define PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos)
- #define PPI_CHENSET_CH3_Disabled (0UL)
- #define PPI_CHENSET_CH3_Enabled (1UL)
- #define PPI_CHENSET_CH3_Set (1UL)
- #define PPI_CHENSET_CH2_Pos (2UL)
- #define PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos)
- #define PPI_CHENSET_CH2_Disabled (0UL)
- #define PPI_CHENSET_CH2_Enabled (1UL)
- #define PPI_CHENSET_CH2_Set (1UL)
- #define PPI_CHENSET_CH1_Pos (1UL)
- #define PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos)
- #define PPI_CHENSET_CH1_Disabled (0UL)
- #define PPI_CHENSET_CH1_Enabled (1UL)
- #define PPI_CHENSET_CH1_Set (1UL)
- #define PPI_CHENSET_CH0_Pos (0UL)
- #define PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos)
- #define PPI_CHENSET_CH0_Disabled (0UL)
- #define PPI_CHENSET_CH0_Enabled (1UL)
- #define PPI_CHENSET_CH0_Set (1UL)
- #define PPI_CHENCLR_CH31_Pos (31UL)
- #define PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos)
- #define PPI_CHENCLR_CH31_Disabled (0UL)
- #define PPI_CHENCLR_CH31_Enabled (1UL)
- #define PPI_CHENCLR_CH31_Clear (1UL)
- #define PPI_CHENCLR_CH30_Pos (30UL)
- #define PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos)
- #define PPI_CHENCLR_CH30_Disabled (0UL)
- #define PPI_CHENCLR_CH30_Enabled (1UL)
- #define PPI_CHENCLR_CH30_Clear (1UL)
- #define PPI_CHENCLR_CH29_Pos (29UL)
- #define PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos)
- #define PPI_CHENCLR_CH29_Disabled (0UL)
- #define PPI_CHENCLR_CH29_Enabled (1UL)
- #define PPI_CHENCLR_CH29_Clear (1UL)
- #define PPI_CHENCLR_CH28_Pos (28UL)
- #define PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos)
- #define PPI_CHENCLR_CH28_Disabled (0UL)
- #define PPI_CHENCLR_CH28_Enabled (1UL)
- #define PPI_CHENCLR_CH28_Clear (1UL)
- #define PPI_CHENCLR_CH27_Pos (27UL)
- #define PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos)
- #define PPI_CHENCLR_CH27_Disabled (0UL)
- #define PPI_CHENCLR_CH27_Enabled (1UL)
- #define PPI_CHENCLR_CH27_Clear (1UL)
- #define PPI_CHENCLR_CH26_Pos (26UL)
- #define PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos)
- #define PPI_CHENCLR_CH26_Disabled (0UL)
- #define PPI_CHENCLR_CH26_Enabled (1UL)
- #define PPI_CHENCLR_CH26_Clear (1UL)
- #define PPI_CHENCLR_CH25_Pos (25UL)
- #define PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos)
- #define PPI_CHENCLR_CH25_Disabled (0UL)
- #define PPI_CHENCLR_CH25_Enabled (1UL)
- #define PPI_CHENCLR_CH25_Clear (1UL)
- #define PPI_CHENCLR_CH24_Pos (24UL)
- #define PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos)
- #define PPI_CHENCLR_CH24_Disabled (0UL)
- #define PPI_CHENCLR_CH24_Enabled (1UL)
- #define PPI_CHENCLR_CH24_Clear (1UL)
- #define PPI_CHENCLR_CH23_Pos (23UL)
- #define PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos)
- #define PPI_CHENCLR_CH23_Disabled (0UL)
- #define PPI_CHENCLR_CH23_Enabled (1UL)
- #define PPI_CHENCLR_CH23_Clear (1UL)
- #define PPI_CHENCLR_CH22_Pos (22UL)
- #define PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos)
- #define PPI_CHENCLR_CH22_Disabled (0UL)
- #define PPI_CHENCLR_CH22_Enabled (1UL)
- #define PPI_CHENCLR_CH22_Clear (1UL)
- #define PPI_CHENCLR_CH21_Pos (21UL)
- #define PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos)
- #define PPI_CHENCLR_CH21_Disabled (0UL)
- #define PPI_CHENCLR_CH21_Enabled (1UL)
- #define PPI_CHENCLR_CH21_Clear (1UL)
- #define PPI_CHENCLR_CH20_Pos (20UL)
- #define PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos)
- #define PPI_CHENCLR_CH20_Disabled (0UL)
- #define PPI_CHENCLR_CH20_Enabled (1UL)
- #define PPI_CHENCLR_CH20_Clear (1UL)
- #define PPI_CHENCLR_CH19_Pos (19UL)
- #define PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos)
- #define PPI_CHENCLR_CH19_Disabled (0UL)
- #define PPI_CHENCLR_CH19_Enabled (1UL)
- #define PPI_CHENCLR_CH19_Clear (1UL)
- #define PPI_CHENCLR_CH18_Pos (18UL)
- #define PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos)
- #define PPI_CHENCLR_CH18_Disabled (0UL)
- #define PPI_CHENCLR_CH18_Enabled (1UL)
- #define PPI_CHENCLR_CH18_Clear (1UL)
- #define PPI_CHENCLR_CH17_Pos (17UL)
- #define PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos)
- #define PPI_CHENCLR_CH17_Disabled (0UL)
- #define PPI_CHENCLR_CH17_Enabled (1UL)
- #define PPI_CHENCLR_CH17_Clear (1UL)
- #define PPI_CHENCLR_CH16_Pos (16UL)
- #define PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos)
- #define PPI_CHENCLR_CH16_Disabled (0UL)
- #define PPI_CHENCLR_CH16_Enabled (1UL)
- #define PPI_CHENCLR_CH16_Clear (1UL)
- #define PPI_CHENCLR_CH15_Pos (15UL)
- #define PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos)
- #define PPI_CHENCLR_CH15_Disabled (0UL)
- #define PPI_CHENCLR_CH15_Enabled (1UL)
- #define PPI_CHENCLR_CH15_Clear (1UL)
- #define PPI_CHENCLR_CH14_Pos (14UL)
- #define PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos)
- #define PPI_CHENCLR_CH14_Disabled (0UL)
- #define PPI_CHENCLR_CH14_Enabled (1UL)
- #define PPI_CHENCLR_CH14_Clear (1UL)
- #define PPI_CHENCLR_CH13_Pos (13UL)
- #define PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos)
- #define PPI_CHENCLR_CH13_Disabled (0UL)
- #define PPI_CHENCLR_CH13_Enabled (1UL)
- #define PPI_CHENCLR_CH13_Clear (1UL)
- #define PPI_CHENCLR_CH12_Pos (12UL)
- #define PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos)
- #define PPI_CHENCLR_CH12_Disabled (0UL)
- #define PPI_CHENCLR_CH12_Enabled (1UL)
- #define PPI_CHENCLR_CH12_Clear (1UL)
- #define PPI_CHENCLR_CH11_Pos (11UL)
- #define PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos)
- #define PPI_CHENCLR_CH11_Disabled (0UL)
- #define PPI_CHENCLR_CH11_Enabled (1UL)
- #define PPI_CHENCLR_CH11_Clear (1UL)
- #define PPI_CHENCLR_CH10_Pos (10UL)
- #define PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos)
- #define PPI_CHENCLR_CH10_Disabled (0UL)
- #define PPI_CHENCLR_CH10_Enabled (1UL)
- #define PPI_CHENCLR_CH10_Clear (1UL)
- #define PPI_CHENCLR_CH9_Pos (9UL)
- #define PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos)
- #define PPI_CHENCLR_CH9_Disabled (0UL)
- #define PPI_CHENCLR_CH9_Enabled (1UL)
- #define PPI_CHENCLR_CH9_Clear (1UL)
- #define PPI_CHENCLR_CH8_Pos (8UL)
- #define PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos)
- #define PPI_CHENCLR_CH8_Disabled (0UL)
- #define PPI_CHENCLR_CH8_Enabled (1UL)
- #define PPI_CHENCLR_CH8_Clear (1UL)
- #define PPI_CHENCLR_CH7_Pos (7UL)
- #define PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos)
- #define PPI_CHENCLR_CH7_Disabled (0UL)
- #define PPI_CHENCLR_CH7_Enabled (1UL)
- #define PPI_CHENCLR_CH7_Clear (1UL)
- #define PPI_CHENCLR_CH6_Pos (6UL)
- #define PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos)
- #define PPI_CHENCLR_CH6_Disabled (0UL)
- #define PPI_CHENCLR_CH6_Enabled (1UL)
- #define PPI_CHENCLR_CH6_Clear (1UL)
- #define PPI_CHENCLR_CH5_Pos (5UL)
- #define PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos)
- #define PPI_CHENCLR_CH5_Disabled (0UL)
- #define PPI_CHENCLR_CH5_Enabled (1UL)
- #define PPI_CHENCLR_CH5_Clear (1UL)
- #define PPI_CHENCLR_CH4_Pos (4UL)
- #define PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos)
- #define PPI_CHENCLR_CH4_Disabled (0UL)
- #define PPI_CHENCLR_CH4_Enabled (1UL)
- #define PPI_CHENCLR_CH4_Clear (1UL)
- #define PPI_CHENCLR_CH3_Pos (3UL)
- #define PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos)
- #define PPI_CHENCLR_CH3_Disabled (0UL)
- #define PPI_CHENCLR_CH3_Enabled (1UL)
- #define PPI_CHENCLR_CH3_Clear (1UL)
- #define PPI_CHENCLR_CH2_Pos (2UL)
- #define PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos)
- #define PPI_CHENCLR_CH2_Disabled (0UL)
- #define PPI_CHENCLR_CH2_Enabled (1UL)
- #define PPI_CHENCLR_CH2_Clear (1UL)
- #define PPI_CHENCLR_CH1_Pos (1UL)
- #define PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos)
- #define PPI_CHENCLR_CH1_Disabled (0UL)
- #define PPI_CHENCLR_CH1_Enabled (1UL)
- #define PPI_CHENCLR_CH1_Clear (1UL)
- #define PPI_CHENCLR_CH0_Pos (0UL)
- #define PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos)
- #define PPI_CHENCLR_CH0_Disabled (0UL)
- #define PPI_CHENCLR_CH0_Enabled (1UL)
- #define PPI_CHENCLR_CH0_Clear (1UL)
- #define PPI_CH_EEP_EEP_Pos (0UL)
- #define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos)
- #define PPI_CH_TEP_TEP_Pos (0UL)
- #define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos)
- #define PPI_CHG_CH31_Pos (31UL)
- #define PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos)
- #define PPI_CHG_CH31_Excluded (0UL)
- #define PPI_CHG_CH31_Included (1UL)
- #define PPI_CHG_CH30_Pos (30UL)
- #define PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos)
- #define PPI_CHG_CH30_Excluded (0UL)
- #define PPI_CHG_CH30_Included (1UL)
- #define PPI_CHG_CH29_Pos (29UL)
- #define PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos)
- #define PPI_CHG_CH29_Excluded (0UL)
- #define PPI_CHG_CH29_Included (1UL)
- #define PPI_CHG_CH28_Pos (28UL)
- #define PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos)
- #define PPI_CHG_CH28_Excluded (0UL)
- #define PPI_CHG_CH28_Included (1UL)
- #define PPI_CHG_CH27_Pos (27UL)
- #define PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos)
- #define PPI_CHG_CH27_Excluded (0UL)
- #define PPI_CHG_CH27_Included (1UL)
- #define PPI_CHG_CH26_Pos (26UL)
- #define PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos)
- #define PPI_CHG_CH26_Excluded (0UL)
- #define PPI_CHG_CH26_Included (1UL)
- #define PPI_CHG_CH25_Pos (25UL)
- #define PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos)
- #define PPI_CHG_CH25_Excluded (0UL)
- #define PPI_CHG_CH25_Included (1UL)
- #define PPI_CHG_CH24_Pos (24UL)
- #define PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos)
- #define PPI_CHG_CH24_Excluded (0UL)
- #define PPI_CHG_CH24_Included (1UL)
- #define PPI_CHG_CH23_Pos (23UL)
- #define PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos)
- #define PPI_CHG_CH23_Excluded (0UL)
- #define PPI_CHG_CH23_Included (1UL)
- #define PPI_CHG_CH22_Pos (22UL)
- #define PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos)
- #define PPI_CHG_CH22_Excluded (0UL)
- #define PPI_CHG_CH22_Included (1UL)
- #define PPI_CHG_CH21_Pos (21UL)
- #define PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos)
- #define PPI_CHG_CH21_Excluded (0UL)
- #define PPI_CHG_CH21_Included (1UL)
- #define PPI_CHG_CH20_Pos (20UL)
- #define PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos)
- #define PPI_CHG_CH20_Excluded (0UL)
- #define PPI_CHG_CH20_Included (1UL)
- #define PPI_CHG_CH19_Pos (19UL)
- #define PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos)
- #define PPI_CHG_CH19_Excluded (0UL)
- #define PPI_CHG_CH19_Included (1UL)
- #define PPI_CHG_CH18_Pos (18UL)
- #define PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos)
- #define PPI_CHG_CH18_Excluded (0UL)
- #define PPI_CHG_CH18_Included (1UL)
- #define PPI_CHG_CH17_Pos (17UL)
- #define PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos)
- #define PPI_CHG_CH17_Excluded (0UL)
- #define PPI_CHG_CH17_Included (1UL)
- #define PPI_CHG_CH16_Pos (16UL)
- #define PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos)
- #define PPI_CHG_CH16_Excluded (0UL)
- #define PPI_CHG_CH16_Included (1UL)
- #define PPI_CHG_CH15_Pos (15UL)
- #define PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos)
- #define PPI_CHG_CH15_Excluded (0UL)
- #define PPI_CHG_CH15_Included (1UL)
- #define PPI_CHG_CH14_Pos (14UL)
- #define PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos)
- #define PPI_CHG_CH14_Excluded (0UL)
- #define PPI_CHG_CH14_Included (1UL)
- #define PPI_CHG_CH13_Pos (13UL)
- #define PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos)
- #define PPI_CHG_CH13_Excluded (0UL)
- #define PPI_CHG_CH13_Included (1UL)
- #define PPI_CHG_CH12_Pos (12UL)
- #define PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos)
- #define PPI_CHG_CH12_Excluded (0UL)
- #define PPI_CHG_CH12_Included (1UL)
- #define PPI_CHG_CH11_Pos (11UL)
- #define PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos)
- #define PPI_CHG_CH11_Excluded (0UL)
- #define PPI_CHG_CH11_Included (1UL)
- #define PPI_CHG_CH10_Pos (10UL)
- #define PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos)
- #define PPI_CHG_CH10_Excluded (0UL)
- #define PPI_CHG_CH10_Included (1UL)
- #define PPI_CHG_CH9_Pos (9UL)
- #define PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos)
- #define PPI_CHG_CH9_Excluded (0UL)
- #define PPI_CHG_CH9_Included (1UL)
- #define PPI_CHG_CH8_Pos (8UL)
- #define PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos)
- #define PPI_CHG_CH8_Excluded (0UL)
- #define PPI_CHG_CH8_Included (1UL)
- #define PPI_CHG_CH7_Pos (7UL)
- #define PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos)
- #define PPI_CHG_CH7_Excluded (0UL)
- #define PPI_CHG_CH7_Included (1UL)
- #define PPI_CHG_CH6_Pos (6UL)
- #define PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos)
- #define PPI_CHG_CH6_Excluded (0UL)
- #define PPI_CHG_CH6_Included (1UL)
- #define PPI_CHG_CH5_Pos (5UL)
- #define PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos)
- #define PPI_CHG_CH5_Excluded (0UL)
- #define PPI_CHG_CH5_Included (1UL)
- #define PPI_CHG_CH4_Pos (4UL)
- #define PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos)
- #define PPI_CHG_CH4_Excluded (0UL)
- #define PPI_CHG_CH4_Included (1UL)
- #define PPI_CHG_CH3_Pos (3UL)
- #define PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos)
- #define PPI_CHG_CH3_Excluded (0UL)
- #define PPI_CHG_CH3_Included (1UL)
- #define PPI_CHG_CH2_Pos (2UL)
- #define PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos)
- #define PPI_CHG_CH2_Excluded (0UL)
- #define PPI_CHG_CH2_Included (1UL)
- #define PPI_CHG_CH1_Pos (1UL)
- #define PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos)
- #define PPI_CHG_CH1_Excluded (0UL)
- #define PPI_CHG_CH1_Included (1UL)
- #define PPI_CHG_CH0_Pos (0UL)
- #define PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos)
- #define PPI_CHG_CH0_Excluded (0UL)
- #define PPI_CHG_CH0_Included (1UL)
- #define PPI_FORK_TEP_TEP_Pos (0UL)
- #define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos)
- #define PWM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define PWM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << PWM_TASKS_STOP_TASKS_STOP_Pos)
- #define PWM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos (0UL)
- #define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Msk (0x1UL << PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos)
- #define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Trigger (1UL)
- #define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos (0UL)
- #define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Msk (0x1UL << PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos)
- #define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Trigger (1UL)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos (0UL)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Msk (0x1UL << PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_NotGenerated (0UL)
- #define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Generated (1UL)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos (0UL)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Msk (0x1UL << PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_NotGenerated (0UL)
- #define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Generated (1UL)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos (0UL)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Msk (0x1UL << PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_NotGenerated (0UL)
- #define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Generated (1UL)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos (0UL)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Msk (0x1UL << PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_NotGenerated (0UL)
- #define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Generated (1UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos)
- #define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL)
- #define PWM_SHORTS_SEQEND1_STOP_Pos (1UL)
- #define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos)
- #define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL)
- #define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL)
- #define PWM_SHORTS_SEQEND0_STOP_Pos (0UL)
- #define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos)
- #define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL)
- #define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL)
- #define PWM_INTEN_LOOPSDONE_Pos (7UL)
- #define PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos)
- #define PWM_INTEN_LOOPSDONE_Disabled (0UL)
- #define PWM_INTEN_LOOPSDONE_Enabled (1UL)
- #define PWM_INTEN_PWMPERIODEND_Pos (6UL)
- #define PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos)
- #define PWM_INTEN_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTEN_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTEN_SEQEND1_Pos (5UL)
- #define PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos)
- #define PWM_INTEN_SEQEND1_Disabled (0UL)
- #define PWM_INTEN_SEQEND1_Enabled (1UL)
- #define PWM_INTEN_SEQEND0_Pos (4UL)
- #define PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos)
- #define PWM_INTEN_SEQEND0_Disabled (0UL)
- #define PWM_INTEN_SEQEND0_Enabled (1UL)
- #define PWM_INTEN_SEQSTARTED1_Pos (3UL)
- #define PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos)
- #define PWM_INTEN_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTEN_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTEN_SEQSTARTED0_Pos (2UL)
- #define PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos)
- #define PWM_INTEN_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTEN_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTEN_STOPPED_Pos (1UL)
- #define PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos)
- #define PWM_INTEN_STOPPED_Disabled (0UL)
- #define PWM_INTEN_STOPPED_Enabled (1UL)
- #define PWM_INTENSET_LOOPSDONE_Pos (7UL)
- #define PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos)
- #define PWM_INTENSET_LOOPSDONE_Disabled (0UL)
- #define PWM_INTENSET_LOOPSDONE_Enabled (1UL)
- #define PWM_INTENSET_LOOPSDONE_Set (1UL)
- #define PWM_INTENSET_PWMPERIODEND_Pos (6UL)
- #define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos)
- #define PWM_INTENSET_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTENSET_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTENSET_PWMPERIODEND_Set (1UL)
- #define PWM_INTENSET_SEQEND1_Pos (5UL)
- #define PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos)
- #define PWM_INTENSET_SEQEND1_Disabled (0UL)
- #define PWM_INTENSET_SEQEND1_Enabled (1UL)
- #define PWM_INTENSET_SEQEND1_Set (1UL)
- #define PWM_INTENSET_SEQEND0_Pos (4UL)
- #define PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos)
- #define PWM_INTENSET_SEQEND0_Disabled (0UL)
- #define PWM_INTENSET_SEQEND0_Enabled (1UL)
- #define PWM_INTENSET_SEQEND0_Set (1UL)
- #define PWM_INTENSET_SEQSTARTED1_Pos (3UL)
- #define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos)
- #define PWM_INTENSET_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTENSET_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTENSET_SEQSTARTED1_Set (1UL)
- #define PWM_INTENSET_SEQSTARTED0_Pos (2UL)
- #define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos)
- #define PWM_INTENSET_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTENSET_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTENSET_SEQSTARTED0_Set (1UL)
- #define PWM_INTENSET_STOPPED_Pos (1UL)
- #define PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos)
- #define PWM_INTENSET_STOPPED_Disabled (0UL)
- #define PWM_INTENSET_STOPPED_Enabled (1UL)
- #define PWM_INTENSET_STOPPED_Set (1UL)
- #define PWM_INTENCLR_LOOPSDONE_Pos (7UL)
- #define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos)
- #define PWM_INTENCLR_LOOPSDONE_Disabled (0UL)
- #define PWM_INTENCLR_LOOPSDONE_Enabled (1UL)
- #define PWM_INTENCLR_LOOPSDONE_Clear (1UL)
- #define PWM_INTENCLR_PWMPERIODEND_Pos (6UL)
- #define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos)
- #define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTENCLR_PWMPERIODEND_Clear (1UL)
- #define PWM_INTENCLR_SEQEND1_Pos (5UL)
- #define PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos)
- #define PWM_INTENCLR_SEQEND1_Disabled (0UL)
- #define PWM_INTENCLR_SEQEND1_Enabled (1UL)
- #define PWM_INTENCLR_SEQEND1_Clear (1UL)
- #define PWM_INTENCLR_SEQEND0_Pos (4UL)
- #define PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos)
- #define PWM_INTENCLR_SEQEND0_Disabled (0UL)
- #define PWM_INTENCLR_SEQEND0_Enabled (1UL)
- #define PWM_INTENCLR_SEQEND0_Clear (1UL)
- #define PWM_INTENCLR_SEQSTARTED1_Pos (3UL)
- #define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos)
- #define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTENCLR_SEQSTARTED1_Clear (1UL)
- #define PWM_INTENCLR_SEQSTARTED0_Pos (2UL)
- #define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos)
- #define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTENCLR_SEQSTARTED0_Clear (1UL)
- #define PWM_INTENCLR_STOPPED_Pos (1UL)
- #define PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos)
- #define PWM_INTENCLR_STOPPED_Disabled (0UL)
- #define PWM_INTENCLR_STOPPED_Enabled (1UL)
- #define PWM_INTENCLR_STOPPED_Clear (1UL)
- #define PWM_ENABLE_ENABLE_Pos (0UL)
- #define PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos)
- #define PWM_ENABLE_ENABLE_Disabled (0UL)
- #define PWM_ENABLE_ENABLE_Enabled (1UL)
- #define PWM_MODE_UPDOWN_Pos (0UL)
- #define PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos)
- #define PWM_MODE_UPDOWN_Up (0UL)
- #define PWM_MODE_UPDOWN_UpAndDown (1UL)
- #define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL)
- #define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos)
- #define PWM_PRESCALER_PRESCALER_Pos (0UL)
- #define PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos)
- #define PWM_PRESCALER_PRESCALER_DIV_1 (0UL)
- #define PWM_PRESCALER_PRESCALER_DIV_2 (1UL)
- #define PWM_PRESCALER_PRESCALER_DIV_4 (2UL)
- #define PWM_PRESCALER_PRESCALER_DIV_8 (3UL)
- #define PWM_PRESCALER_PRESCALER_DIV_16 (4UL)
- #define PWM_PRESCALER_PRESCALER_DIV_32 (5UL)
- #define PWM_PRESCALER_PRESCALER_DIV_64 (6UL)
- #define PWM_PRESCALER_PRESCALER_DIV_128 (7UL)
- #define PWM_DECODER_MODE_Pos (8UL)
- #define PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos)
- #define PWM_DECODER_MODE_RefreshCount (0UL)
- #define PWM_DECODER_MODE_NextStep (1UL)
- #define PWM_DECODER_LOAD_Pos (0UL)
- #define PWM_DECODER_LOAD_Msk (0x3UL << PWM_DECODER_LOAD_Pos)
- #define PWM_DECODER_LOAD_Common (0UL)
- #define PWM_DECODER_LOAD_Grouped (1UL)
- #define PWM_DECODER_LOAD_Individual (2UL)
- #define PWM_DECODER_LOAD_WaveForm (3UL)
- #define PWM_LOOP_CNT_Pos (0UL)
- #define PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos)
- #define PWM_LOOP_CNT_Disabled (0UL)
- #define PWM_SEQ_PTR_PTR_Pos (0UL)
- #define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos)
- #define PWM_SEQ_CNT_CNT_Pos (0UL)
- #define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos)
- #define PWM_SEQ_CNT_CNT_Disabled (0UL)
- #define PWM_SEQ_REFRESH_CNT_Pos (0UL)
- #define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos)
- #define PWM_SEQ_REFRESH_CNT_Continuous (0UL)
- #define PWM_SEQ_ENDDELAY_CNT_Pos (0UL)
- #define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos)
- #define PWM_PSEL_OUT_CONNECT_Pos (31UL)
- #define PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos)
- #define PWM_PSEL_OUT_CONNECT_Connected (0UL)
- #define PWM_PSEL_OUT_CONNECT_Disconnected (1UL)
- #define PWM_PSEL_OUT_PIN_Pos (0UL)
- #define PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos)
- #define QDEC_TASKS_START_TASKS_START_Pos (0UL)
- #define QDEC_TASKS_START_TASKS_START_Msk (0x1UL << QDEC_TASKS_START_TASKS_START_Pos)
- #define QDEC_TASKS_START_TASKS_START_Trigger (1UL)
- #define QDEC_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define QDEC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << QDEC_TASKS_STOP_TASKS_STOP_Pos)
- #define QDEC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos (0UL)
- #define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Msk (0x1UL << QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos)
- #define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Trigger (1UL)
- #define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos (0UL)
- #define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Msk (0x1UL << QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos)
- #define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Trigger (1UL)
- #define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos (0UL)
- #define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Msk (0x1UL << QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos)
- #define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Trigger (1UL)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos (0UL)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Msk (0x1UL << QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_NotGenerated (0UL)
- #define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Generated (1UL)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos (0UL)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Msk (0x1UL << QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_NotGenerated (0UL)
- #define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Generated (1UL)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos (0UL)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Msk (0x1UL << QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_NotGenerated (0UL)
- #define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Generated (1UL)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos (0UL)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Msk (0x1UL << QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_NotGenerated (0UL)
- #define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Generated (1UL)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos)
- #define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos)
- #define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL)
- #define QDEC_INTENSET_STOPPED_Pos (4UL)
- #define QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos)
- #define QDEC_INTENSET_STOPPED_Disabled (0UL)
- #define QDEC_INTENSET_STOPPED_Enabled (1UL)
- #define QDEC_INTENSET_STOPPED_Set (1UL)
- #define QDEC_INTENSET_DBLRDY_Pos (3UL)
- #define QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos)
- #define QDEC_INTENSET_DBLRDY_Disabled (0UL)
- #define QDEC_INTENSET_DBLRDY_Enabled (1UL)
- #define QDEC_INTENSET_DBLRDY_Set (1UL)
- #define QDEC_INTENSET_ACCOF_Pos (2UL)
- #define QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos)
- #define QDEC_INTENSET_ACCOF_Disabled (0UL)
- #define QDEC_INTENSET_ACCOF_Enabled (1UL)
- #define QDEC_INTENSET_ACCOF_Set (1UL)
- #define QDEC_INTENSET_REPORTRDY_Pos (1UL)
- #define QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos)
- #define QDEC_INTENSET_REPORTRDY_Disabled (0UL)
- #define QDEC_INTENSET_REPORTRDY_Enabled (1UL)
- #define QDEC_INTENSET_REPORTRDY_Set (1UL)
- #define QDEC_INTENSET_SAMPLERDY_Pos (0UL)
- #define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos)
- #define QDEC_INTENSET_SAMPLERDY_Disabled (0UL)
- #define QDEC_INTENSET_SAMPLERDY_Enabled (1UL)
- #define QDEC_INTENSET_SAMPLERDY_Set (1UL)
- #define QDEC_INTENCLR_STOPPED_Pos (4UL)
- #define QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos)
- #define QDEC_INTENCLR_STOPPED_Disabled (0UL)
- #define QDEC_INTENCLR_STOPPED_Enabled (1UL)
- #define QDEC_INTENCLR_STOPPED_Clear (1UL)
- #define QDEC_INTENCLR_DBLRDY_Pos (3UL)
- #define QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos)
- #define QDEC_INTENCLR_DBLRDY_Disabled (0UL)
- #define QDEC_INTENCLR_DBLRDY_Enabled (1UL)
- #define QDEC_INTENCLR_DBLRDY_Clear (1UL)
- #define QDEC_INTENCLR_ACCOF_Pos (2UL)
- #define QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos)
- #define QDEC_INTENCLR_ACCOF_Disabled (0UL)
- #define QDEC_INTENCLR_ACCOF_Enabled (1UL)
- #define QDEC_INTENCLR_ACCOF_Clear (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Pos (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos)
- #define QDEC_INTENCLR_REPORTRDY_Disabled (0UL)
- #define QDEC_INTENCLR_REPORTRDY_Enabled (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Clear (1UL)
- #define QDEC_INTENCLR_SAMPLERDY_Pos (0UL)
- #define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos)
- #define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL)
- #define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL)
- #define QDEC_INTENCLR_SAMPLERDY_Clear (1UL)
- #define QDEC_ENABLE_ENABLE_Pos (0UL)
- #define QDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos)
- #define QDEC_ENABLE_ENABLE_Disabled (0UL)
- #define QDEC_ENABLE_ENABLE_Enabled (1UL)
- #define QDEC_LEDPOL_LEDPOL_Pos (0UL)
- #define QDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos)
- #define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL)
- #define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos)
- #define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL)
- #define QDEC_SAMPLE_SAMPLE_Pos (0UL)
- #define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos)
- #define QDEC_REPORTPER_REPORTPER_Pos (0UL)
- #define QDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos)
- #define QDEC_REPORTPER_REPORTPER_10Smpl (0UL)
- #define QDEC_REPORTPER_REPORTPER_40Smpl (1UL)
- #define QDEC_REPORTPER_REPORTPER_80Smpl (2UL)
- #define QDEC_REPORTPER_REPORTPER_120Smpl (3UL)
- #define QDEC_REPORTPER_REPORTPER_160Smpl (4UL)
- #define QDEC_REPORTPER_REPORTPER_200Smpl (5UL)
- #define QDEC_REPORTPER_REPORTPER_240Smpl (6UL)
- #define QDEC_REPORTPER_REPORTPER_280Smpl (7UL)
- #define QDEC_REPORTPER_REPORTPER_1Smpl (8UL)
- #define QDEC_ACC_ACC_Pos (0UL)
- #define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos)
- #define QDEC_ACCREAD_ACCREAD_Pos (0UL)
- #define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos)
- #define QDEC_PSEL_LED_CONNECT_Pos (31UL)
- #define QDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos)
- #define QDEC_PSEL_LED_CONNECT_Connected (0UL)
- #define QDEC_PSEL_LED_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_LED_PIN_Pos (0UL)
- #define QDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos)
- #define QDEC_PSEL_A_CONNECT_Pos (31UL)
- #define QDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos)
- #define QDEC_PSEL_A_CONNECT_Connected (0UL)
- #define QDEC_PSEL_A_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_A_PIN_Pos (0UL)
- #define QDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos)
- #define QDEC_PSEL_B_CONNECT_Pos (31UL)
- #define QDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos)
- #define QDEC_PSEL_B_CONNECT_Connected (0UL)
- #define QDEC_PSEL_B_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_B_PIN_Pos (0UL)
- #define QDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos)
- #define QDEC_DBFEN_DBFEN_Pos (0UL)
- #define QDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos)
- #define QDEC_DBFEN_DBFEN_Disabled (0UL)
- #define QDEC_DBFEN_DBFEN_Enabled (1UL)
- #define QDEC_LEDPRE_LEDPRE_Pos (0UL)
- #define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos)
- #define QDEC_ACCDBL_ACCDBL_Pos (0UL)
- #define QDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos)
- #define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL)
- #define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos)
- #define RADIO_TASKS_TXEN_TASKS_TXEN_Pos (0UL)
- #define RADIO_TASKS_TXEN_TASKS_TXEN_Msk (0x1UL << RADIO_TASKS_TXEN_TASKS_TXEN_Pos)
- #define RADIO_TASKS_TXEN_TASKS_TXEN_Trigger (1UL)
- #define RADIO_TASKS_RXEN_TASKS_RXEN_Pos (0UL)
- #define RADIO_TASKS_RXEN_TASKS_RXEN_Msk (0x1UL << RADIO_TASKS_RXEN_TASKS_RXEN_Pos)
- #define RADIO_TASKS_RXEN_TASKS_RXEN_Trigger (1UL)
- #define RADIO_TASKS_START_TASKS_START_Pos (0UL)
- #define RADIO_TASKS_START_TASKS_START_Msk (0x1UL << RADIO_TASKS_START_TASKS_START_Pos)
- #define RADIO_TASKS_START_TASKS_START_Trigger (1UL)
- #define RADIO_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define RADIO_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RADIO_TASKS_STOP_TASKS_STOP_Pos)
- #define RADIO_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos (0UL)
- #define RADIO_TASKS_DISABLE_TASKS_DISABLE_Msk (0x1UL << RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos)
- #define RADIO_TASKS_DISABLE_TASKS_DISABLE_Trigger (1UL)
- #define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos (0UL)
- #define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Msk (0x1UL << RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos)
- #define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Trigger (1UL)
- #define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos (0UL)
- #define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Msk (0x1UL << RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos)
- #define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Trigger (1UL)
- #define RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos (0UL)
- #define RADIO_TASKS_BCSTART_TASKS_BCSTART_Msk (0x1UL << RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos)
- #define RADIO_TASKS_BCSTART_TASKS_BCSTART_Trigger (1UL)
- #define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos (0UL)
- #define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Msk (0x1UL << RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos)
- #define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Trigger (1UL)
- #define RADIO_TASKS_EDSTART_TASKS_EDSTART_Pos (0UL)
- #define RADIO_TASKS_EDSTART_TASKS_EDSTART_Msk (0x1UL << RADIO_TASKS_EDSTART_TASKS_EDSTART_Pos)
- #define RADIO_TASKS_EDSTART_TASKS_EDSTART_Trigger (1UL)
- #define RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Pos (0UL)
- #define RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Msk (0x1UL << RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Pos)
- #define RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Trigger (1UL)
- #define RADIO_TASKS_CCASTART_TASKS_CCASTART_Pos (0UL)
- #define RADIO_TASKS_CCASTART_TASKS_CCASTART_Msk (0x1UL << RADIO_TASKS_CCASTART_TASKS_CCASTART_Pos)
- #define RADIO_TASKS_CCASTART_TASKS_CCASTART_Trigger (1UL)
- #define RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Pos (0UL)
- #define RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Msk (0x1UL << RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Pos)
- #define RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Trigger (1UL)
- #define RADIO_EVENTS_READY_EVENTS_READY_Pos (0UL)
- #define RADIO_EVENTS_READY_EVENTS_READY_Msk (0x1UL << RADIO_EVENTS_READY_EVENTS_READY_Pos)
- #define RADIO_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
- #define RADIO_EVENTS_READY_EVENTS_READY_Generated (1UL)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos (0UL)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Msk (0x1UL << RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_NotGenerated (0UL)
- #define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Generated (1UL)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos (0UL)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Msk (0x1UL << RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_NotGenerated (0UL)
- #define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Generated (1UL)
- #define RADIO_EVENTS_END_EVENTS_END_Pos (0UL)
- #define RADIO_EVENTS_END_EVENTS_END_Msk (0x1UL << RADIO_EVENTS_END_EVENTS_END_Pos)
- #define RADIO_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define RADIO_EVENTS_END_EVENTS_END_Generated (1UL)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos (0UL)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Msk (0x1UL << RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_NotGenerated (0UL)
- #define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Generated (1UL)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos (0UL)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Msk (0x1UL << RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_NotGenerated (0UL)
- #define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Generated (1UL)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos (0UL)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Msk (0x1UL << RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_NotGenerated (0UL)
- #define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Generated (1UL)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos (0UL)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Msk (0x1UL << RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_NotGenerated (0UL)
- #define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Generated (1UL)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos (0UL)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Msk (0x1UL << RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_NotGenerated (0UL)
- #define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Generated (1UL)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos (0UL)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Msk (0x1UL << RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_NotGenerated (0UL)
- #define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Generated (1UL)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos (0UL)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Msk (0x1UL << RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_NotGenerated (0UL)
- #define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Generated (1UL)
- #define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Pos (0UL)
- #define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Msk (0x1UL << RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Pos)
- #define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_NotGenerated (0UL)
- #define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Generated (1UL)
- #define RADIO_EVENTS_EDEND_EVENTS_EDEND_Pos (0UL)
- #define RADIO_EVENTS_EDEND_EVENTS_EDEND_Msk (0x1UL << RADIO_EVENTS_EDEND_EVENTS_EDEND_Pos)
- #define RADIO_EVENTS_EDEND_EVENTS_EDEND_NotGenerated (0UL)
- #define RADIO_EVENTS_EDEND_EVENTS_EDEND_Generated (1UL)
- #define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Pos (0UL)
- #define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Msk (0x1UL << RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Pos)
- #define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_NotGenerated (0UL)
- #define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Generated (1UL)
- #define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Pos (0UL)
- #define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Msk (0x1UL << RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Pos)
- #define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_NotGenerated (0UL)
- #define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Generated (1UL)
- #define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Pos (0UL)
- #define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Msk (0x1UL << RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Pos)
- #define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_NotGenerated (0UL)
- #define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Generated (1UL)
- #define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Pos (0UL)
- #define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Msk (0x1UL << RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Pos)
- #define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_NotGenerated (0UL)
- #define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Generated (1UL)
- #define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Pos (0UL)
- #define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Msk (0x1UL << RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Pos)
- #define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_NotGenerated (0UL)
- #define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Generated (1UL)
- #define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Pos (0UL)
- #define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Msk (0x1UL << RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Pos)
- #define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_NotGenerated (0UL)
- #define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Generated (1UL)
- #define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Pos (0UL)
- #define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Msk (0x1UL << RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Pos)
- #define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_NotGenerated (0UL)
- #define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Generated (1UL)
- #define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Pos (0UL)
- #define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Msk (0x1UL << RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Pos)
- #define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_NotGenerated (0UL)
- #define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Generated (1UL)
- #define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Pos (0UL)
- #define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Msk (0x1UL << RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Pos)
- #define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_NotGenerated (0UL)
- #define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Generated (1UL)
- #define RADIO_EVENTS_CTEPRESENT_EVENTS_CTEPRESENT_Pos (0UL)
- #define RADIO_EVENTS_CTEPRESENT_EVENTS_CTEPRESENT_Msk (0x1UL << RADIO_EVENTS_CTEPRESENT_EVENTS_CTEPRESENT_Pos)
- #define RADIO_EVENTS_CTEPRESENT_EVENTS_CTEPRESENT_NotGenerated (0UL)
- #define RADIO_EVENTS_CTEPRESENT_EVENTS_CTEPRESENT_Generated (1UL)
- #define RADIO_SHORTS_PHYEND_START_Pos (21UL)
- #define RADIO_SHORTS_PHYEND_START_Msk (0x1UL << RADIO_SHORTS_PHYEND_START_Pos)
- #define RADIO_SHORTS_PHYEND_START_Disabled (0UL)
- #define RADIO_SHORTS_PHYEND_START_Enabled (1UL)
- #define RADIO_SHORTS_PHYEND_DISABLE_Pos (20UL)
- #define RADIO_SHORTS_PHYEND_DISABLE_Msk (0x1UL << RADIO_SHORTS_PHYEND_DISABLE_Pos)
- #define RADIO_SHORTS_PHYEND_DISABLE_Disabled (0UL)
- #define RADIO_SHORTS_PHYEND_DISABLE_Enabled (1UL)
- #define RADIO_SHORTS_RXREADY_START_Pos (19UL)
- #define RADIO_SHORTS_RXREADY_START_Msk (0x1UL << RADIO_SHORTS_RXREADY_START_Pos)
- #define RADIO_SHORTS_RXREADY_START_Disabled (0UL)
- #define RADIO_SHORTS_RXREADY_START_Enabled (1UL)
- #define RADIO_SHORTS_TXREADY_START_Pos (18UL)
- #define RADIO_SHORTS_TXREADY_START_Msk (0x1UL << RADIO_SHORTS_TXREADY_START_Pos)
- #define RADIO_SHORTS_TXREADY_START_Disabled (0UL)
- #define RADIO_SHORTS_TXREADY_START_Enabled (1UL)
- #define RADIO_SHORTS_CCAIDLE_STOP_Pos (17UL)
- #define RADIO_SHORTS_CCAIDLE_STOP_Msk (0x1UL << RADIO_SHORTS_CCAIDLE_STOP_Pos)
- #define RADIO_SHORTS_CCAIDLE_STOP_Disabled (0UL)
- #define RADIO_SHORTS_CCAIDLE_STOP_Enabled (1UL)
- #define RADIO_SHORTS_EDEND_DISABLE_Pos (16UL)
- #define RADIO_SHORTS_EDEND_DISABLE_Msk (0x1UL << RADIO_SHORTS_EDEND_DISABLE_Pos)
- #define RADIO_SHORTS_EDEND_DISABLE_Disabled (0UL)
- #define RADIO_SHORTS_EDEND_DISABLE_Enabled (1UL)
- #define RADIO_SHORTS_READY_EDSTART_Pos (15UL)
- #define RADIO_SHORTS_READY_EDSTART_Msk (0x1UL << RADIO_SHORTS_READY_EDSTART_Pos)
- #define RADIO_SHORTS_READY_EDSTART_Disabled (0UL)
- #define RADIO_SHORTS_READY_EDSTART_Enabled (1UL)
- #define RADIO_SHORTS_FRAMESTART_BCSTART_Pos (14UL)
- #define RADIO_SHORTS_FRAMESTART_BCSTART_Msk (0x1UL << RADIO_SHORTS_FRAMESTART_BCSTART_Pos)
- #define RADIO_SHORTS_FRAMESTART_BCSTART_Disabled (0UL)
- #define RADIO_SHORTS_FRAMESTART_BCSTART_Enabled (1UL)
- #define RADIO_SHORTS_CCABUSY_DISABLE_Pos (13UL)
- #define RADIO_SHORTS_CCABUSY_DISABLE_Msk (0x1UL << RADIO_SHORTS_CCABUSY_DISABLE_Pos)
- #define RADIO_SHORTS_CCABUSY_DISABLE_Disabled (0UL)
- #define RADIO_SHORTS_CCABUSY_DISABLE_Enabled (1UL)
- #define RADIO_SHORTS_CCAIDLE_TXEN_Pos (12UL)
- #define RADIO_SHORTS_CCAIDLE_TXEN_Msk (0x1UL << RADIO_SHORTS_CCAIDLE_TXEN_Pos)
- #define RADIO_SHORTS_CCAIDLE_TXEN_Disabled (0UL)
- #define RADIO_SHORTS_CCAIDLE_TXEN_Enabled (1UL)
- #define RADIO_SHORTS_RXREADY_CCASTART_Pos (11UL)
- #define RADIO_SHORTS_RXREADY_CCASTART_Msk (0x1UL << RADIO_SHORTS_RXREADY_CCASTART_Pos)
- #define RADIO_SHORTS_RXREADY_CCASTART_Disabled (0UL)
- #define RADIO_SHORTS_RXREADY_CCASTART_Enabled (1UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL)
- #define RADIO_SHORTS_END_START_Pos (5UL)
- #define RADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos)
- #define RADIO_SHORTS_END_START_Disabled (0UL)
- #define RADIO_SHORTS_END_START_Enabled (1UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos)
- #define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos)
- #define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL)
- #define RADIO_SHORTS_END_DISABLE_Pos (1UL)
- #define RADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos)
- #define RADIO_SHORTS_END_DISABLE_Disabled (0UL)
- #define RADIO_SHORTS_END_DISABLE_Enabled (1UL)
- #define RADIO_SHORTS_READY_START_Pos (0UL)
- #define RADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos)
- #define RADIO_SHORTS_READY_START_Disabled (0UL)
- #define RADIO_SHORTS_READY_START_Enabled (1UL)
- #define RADIO_INTENSET_CTEPRESENT_Pos (28UL)
- #define RADIO_INTENSET_CTEPRESENT_Msk (0x1UL << RADIO_INTENSET_CTEPRESENT_Pos)
- #define RADIO_INTENSET_CTEPRESENT_Disabled (0UL)
- #define RADIO_INTENSET_CTEPRESENT_Enabled (1UL)
- #define RADIO_INTENSET_CTEPRESENT_Set (1UL)
- #define RADIO_INTENSET_PHYEND_Pos (27UL)
- #define RADIO_INTENSET_PHYEND_Msk (0x1UL << RADIO_INTENSET_PHYEND_Pos)
- #define RADIO_INTENSET_PHYEND_Disabled (0UL)
- #define RADIO_INTENSET_PHYEND_Enabled (1UL)
- #define RADIO_INTENSET_PHYEND_Set (1UL)
- #define RADIO_INTENSET_MHRMATCH_Pos (23UL)
- #define RADIO_INTENSET_MHRMATCH_Msk (0x1UL << RADIO_INTENSET_MHRMATCH_Pos)
- #define RADIO_INTENSET_MHRMATCH_Disabled (0UL)
- #define RADIO_INTENSET_MHRMATCH_Enabled (1UL)
- #define RADIO_INTENSET_MHRMATCH_Set (1UL)
- #define RADIO_INTENSET_RXREADY_Pos (22UL)
- #define RADIO_INTENSET_RXREADY_Msk (0x1UL << RADIO_INTENSET_RXREADY_Pos)
- #define RADIO_INTENSET_RXREADY_Disabled (0UL)
- #define RADIO_INTENSET_RXREADY_Enabled (1UL)
- #define RADIO_INTENSET_RXREADY_Set (1UL)
- #define RADIO_INTENSET_TXREADY_Pos (21UL)
- #define RADIO_INTENSET_TXREADY_Msk (0x1UL << RADIO_INTENSET_TXREADY_Pos)
- #define RADIO_INTENSET_TXREADY_Disabled (0UL)
- #define RADIO_INTENSET_TXREADY_Enabled (1UL)
- #define RADIO_INTENSET_TXREADY_Set (1UL)
- #define RADIO_INTENSET_RATEBOOST_Pos (20UL)
- #define RADIO_INTENSET_RATEBOOST_Msk (0x1UL << RADIO_INTENSET_RATEBOOST_Pos)
- #define RADIO_INTENSET_RATEBOOST_Disabled (0UL)
- #define RADIO_INTENSET_RATEBOOST_Enabled (1UL)
- #define RADIO_INTENSET_RATEBOOST_Set (1UL)
- #define RADIO_INTENSET_CCASTOPPED_Pos (19UL)
- #define RADIO_INTENSET_CCASTOPPED_Msk (0x1UL << RADIO_INTENSET_CCASTOPPED_Pos)
- #define RADIO_INTENSET_CCASTOPPED_Disabled (0UL)
- #define RADIO_INTENSET_CCASTOPPED_Enabled (1UL)
- #define RADIO_INTENSET_CCASTOPPED_Set (1UL)
- #define RADIO_INTENSET_CCABUSY_Pos (18UL)
- #define RADIO_INTENSET_CCABUSY_Msk (0x1UL << RADIO_INTENSET_CCABUSY_Pos)
- #define RADIO_INTENSET_CCABUSY_Disabled (0UL)
- #define RADIO_INTENSET_CCABUSY_Enabled (1UL)
- #define RADIO_INTENSET_CCABUSY_Set (1UL)
- #define RADIO_INTENSET_CCAIDLE_Pos (17UL)
- #define RADIO_INTENSET_CCAIDLE_Msk (0x1UL << RADIO_INTENSET_CCAIDLE_Pos)
- #define RADIO_INTENSET_CCAIDLE_Disabled (0UL)
- #define RADIO_INTENSET_CCAIDLE_Enabled (1UL)
- #define RADIO_INTENSET_CCAIDLE_Set (1UL)
- #define RADIO_INTENSET_EDSTOPPED_Pos (16UL)
- #define RADIO_INTENSET_EDSTOPPED_Msk (0x1UL << RADIO_INTENSET_EDSTOPPED_Pos)
- #define RADIO_INTENSET_EDSTOPPED_Disabled (0UL)
- #define RADIO_INTENSET_EDSTOPPED_Enabled (1UL)
- #define RADIO_INTENSET_EDSTOPPED_Set (1UL)
- #define RADIO_INTENSET_EDEND_Pos (15UL)
- #define RADIO_INTENSET_EDEND_Msk (0x1UL << RADIO_INTENSET_EDEND_Pos)
- #define RADIO_INTENSET_EDEND_Disabled (0UL)
- #define RADIO_INTENSET_EDEND_Enabled (1UL)
- #define RADIO_INTENSET_EDEND_Set (1UL)
- #define RADIO_INTENSET_FRAMESTART_Pos (14UL)
- #define RADIO_INTENSET_FRAMESTART_Msk (0x1UL << RADIO_INTENSET_FRAMESTART_Pos)
- #define RADIO_INTENSET_FRAMESTART_Disabled (0UL)
- #define RADIO_INTENSET_FRAMESTART_Enabled (1UL)
- #define RADIO_INTENSET_FRAMESTART_Set (1UL)
- #define RADIO_INTENSET_CRCERROR_Pos (13UL)
- #define RADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos)
- #define RADIO_INTENSET_CRCERROR_Disabled (0UL)
- #define RADIO_INTENSET_CRCERROR_Enabled (1UL)
- #define RADIO_INTENSET_CRCERROR_Set (1UL)
- #define RADIO_INTENSET_CRCOK_Pos (12UL)
- #define RADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos)
- #define RADIO_INTENSET_CRCOK_Disabled (0UL)
- #define RADIO_INTENSET_CRCOK_Enabled (1UL)
- #define RADIO_INTENSET_CRCOK_Set (1UL)
- #define RADIO_INTENSET_BCMATCH_Pos (10UL)
- #define RADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos)
- #define RADIO_INTENSET_BCMATCH_Disabled (0UL)
- #define RADIO_INTENSET_BCMATCH_Enabled (1UL)
- #define RADIO_INTENSET_BCMATCH_Set (1UL)
- #define RADIO_INTENSET_RSSIEND_Pos (7UL)
- #define RADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos)
- #define RADIO_INTENSET_RSSIEND_Disabled (0UL)
- #define RADIO_INTENSET_RSSIEND_Enabled (1UL)
- #define RADIO_INTENSET_RSSIEND_Set (1UL)
- #define RADIO_INTENSET_DEVMISS_Pos (6UL)
- #define RADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos)
- #define RADIO_INTENSET_DEVMISS_Disabled (0UL)
- #define RADIO_INTENSET_DEVMISS_Enabled (1UL)
- #define RADIO_INTENSET_DEVMISS_Set (1UL)
- #define RADIO_INTENSET_DEVMATCH_Pos (5UL)
- #define RADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos)
- #define RADIO_INTENSET_DEVMATCH_Disabled (0UL)
- #define RADIO_INTENSET_DEVMATCH_Enabled (1UL)
- #define RADIO_INTENSET_DEVMATCH_Set (1UL)
- #define RADIO_INTENSET_DISABLED_Pos (4UL)
- #define RADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos)
- #define RADIO_INTENSET_DISABLED_Disabled (0UL)
- #define RADIO_INTENSET_DISABLED_Enabled (1UL)
- #define RADIO_INTENSET_DISABLED_Set (1UL)
- #define RADIO_INTENSET_END_Pos (3UL)
- #define RADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos)
- #define RADIO_INTENSET_END_Disabled (0UL)
- #define RADIO_INTENSET_END_Enabled (1UL)
- #define RADIO_INTENSET_END_Set (1UL)
- #define RADIO_INTENSET_PAYLOAD_Pos (2UL)
- #define RADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos)
- #define RADIO_INTENSET_PAYLOAD_Disabled (0UL)
- #define RADIO_INTENSET_PAYLOAD_Enabled (1UL)
- #define RADIO_INTENSET_PAYLOAD_Set (1UL)
- #define RADIO_INTENSET_ADDRESS_Pos (1UL)
- #define RADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos)
- #define RADIO_INTENSET_ADDRESS_Disabled (0UL)
- #define RADIO_INTENSET_ADDRESS_Enabled (1UL)
- #define RADIO_INTENSET_ADDRESS_Set (1UL)
- #define RADIO_INTENSET_READY_Pos (0UL)
- #define RADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos)
- #define RADIO_INTENSET_READY_Disabled (0UL)
- #define RADIO_INTENSET_READY_Enabled (1UL)
- #define RADIO_INTENSET_READY_Set (1UL)
- #define RADIO_INTENCLR_CTEPRESENT_Pos (28UL)
- #define RADIO_INTENCLR_CTEPRESENT_Msk (0x1UL << RADIO_INTENCLR_CTEPRESENT_Pos)
- #define RADIO_INTENCLR_CTEPRESENT_Disabled (0UL)
- #define RADIO_INTENCLR_CTEPRESENT_Enabled (1UL)
- #define RADIO_INTENCLR_CTEPRESENT_Clear (1UL)
- #define RADIO_INTENCLR_PHYEND_Pos (27UL)
- #define RADIO_INTENCLR_PHYEND_Msk (0x1UL << RADIO_INTENCLR_PHYEND_Pos)
- #define RADIO_INTENCLR_PHYEND_Disabled (0UL)
- #define RADIO_INTENCLR_PHYEND_Enabled (1UL)
- #define RADIO_INTENCLR_PHYEND_Clear (1UL)
- #define RADIO_INTENCLR_MHRMATCH_Pos (23UL)
- #define RADIO_INTENCLR_MHRMATCH_Msk (0x1UL << RADIO_INTENCLR_MHRMATCH_Pos)
- #define RADIO_INTENCLR_MHRMATCH_Disabled (0UL)
- #define RADIO_INTENCLR_MHRMATCH_Enabled (1UL)
- #define RADIO_INTENCLR_MHRMATCH_Clear (1UL)
- #define RADIO_INTENCLR_RXREADY_Pos (22UL)
- #define RADIO_INTENCLR_RXREADY_Msk (0x1UL << RADIO_INTENCLR_RXREADY_Pos)
- #define RADIO_INTENCLR_RXREADY_Disabled (0UL)
- #define RADIO_INTENCLR_RXREADY_Enabled (1UL)
- #define RADIO_INTENCLR_RXREADY_Clear (1UL)
- #define RADIO_INTENCLR_TXREADY_Pos (21UL)
- #define RADIO_INTENCLR_TXREADY_Msk (0x1UL << RADIO_INTENCLR_TXREADY_Pos)
- #define RADIO_INTENCLR_TXREADY_Disabled (0UL)
- #define RADIO_INTENCLR_TXREADY_Enabled (1UL)
- #define RADIO_INTENCLR_TXREADY_Clear (1UL)
- #define RADIO_INTENCLR_RATEBOOST_Pos (20UL)
- #define RADIO_INTENCLR_RATEBOOST_Msk (0x1UL << RADIO_INTENCLR_RATEBOOST_Pos)
- #define RADIO_INTENCLR_RATEBOOST_Disabled (0UL)
- #define RADIO_INTENCLR_RATEBOOST_Enabled (1UL)
- #define RADIO_INTENCLR_RATEBOOST_Clear (1UL)
- #define RADIO_INTENCLR_CCASTOPPED_Pos (19UL)
- #define RADIO_INTENCLR_CCASTOPPED_Msk (0x1UL << RADIO_INTENCLR_CCASTOPPED_Pos)
- #define RADIO_INTENCLR_CCASTOPPED_Disabled (0UL)
- #define RADIO_INTENCLR_CCASTOPPED_Enabled (1UL)
- #define RADIO_INTENCLR_CCASTOPPED_Clear (1UL)
- #define RADIO_INTENCLR_CCABUSY_Pos (18UL)
- #define RADIO_INTENCLR_CCABUSY_Msk (0x1UL << RADIO_INTENCLR_CCABUSY_Pos)
- #define RADIO_INTENCLR_CCABUSY_Disabled (0UL)
- #define RADIO_INTENCLR_CCABUSY_Enabled (1UL)
- #define RADIO_INTENCLR_CCABUSY_Clear (1UL)
- #define RADIO_INTENCLR_CCAIDLE_Pos (17UL)
- #define RADIO_INTENCLR_CCAIDLE_Msk (0x1UL << RADIO_INTENCLR_CCAIDLE_Pos)
- #define RADIO_INTENCLR_CCAIDLE_Disabled (0UL)
- #define RADIO_INTENCLR_CCAIDLE_Enabled (1UL)
- #define RADIO_INTENCLR_CCAIDLE_Clear (1UL)
- #define RADIO_INTENCLR_EDSTOPPED_Pos (16UL)
- #define RADIO_INTENCLR_EDSTOPPED_Msk (0x1UL << RADIO_INTENCLR_EDSTOPPED_Pos)
- #define RADIO_INTENCLR_EDSTOPPED_Disabled (0UL)
- #define RADIO_INTENCLR_EDSTOPPED_Enabled (1UL)
- #define RADIO_INTENCLR_EDSTOPPED_Clear (1UL)
- #define RADIO_INTENCLR_EDEND_Pos (15UL)
- #define RADIO_INTENCLR_EDEND_Msk (0x1UL << RADIO_INTENCLR_EDEND_Pos)
- #define RADIO_INTENCLR_EDEND_Disabled (0UL)
- #define RADIO_INTENCLR_EDEND_Enabled (1UL)
- #define RADIO_INTENCLR_EDEND_Clear (1UL)
- #define RADIO_INTENCLR_FRAMESTART_Pos (14UL)
- #define RADIO_INTENCLR_FRAMESTART_Msk (0x1UL << RADIO_INTENCLR_FRAMESTART_Pos)
- #define RADIO_INTENCLR_FRAMESTART_Disabled (0UL)
- #define RADIO_INTENCLR_FRAMESTART_Enabled (1UL)
- #define RADIO_INTENCLR_FRAMESTART_Clear (1UL)
- #define RADIO_INTENCLR_CRCERROR_Pos (13UL)
- #define RADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos)
- #define RADIO_INTENCLR_CRCERROR_Disabled (0UL)
- #define RADIO_INTENCLR_CRCERROR_Enabled (1UL)
- #define RADIO_INTENCLR_CRCERROR_Clear (1UL)
- #define RADIO_INTENCLR_CRCOK_Pos (12UL)
- #define RADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos)
- #define RADIO_INTENCLR_CRCOK_Disabled (0UL)
- #define RADIO_INTENCLR_CRCOK_Enabled (1UL)
- #define RADIO_INTENCLR_CRCOK_Clear (1UL)
- #define RADIO_INTENCLR_BCMATCH_Pos (10UL)
- #define RADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos)
- #define RADIO_INTENCLR_BCMATCH_Disabled (0UL)
- #define RADIO_INTENCLR_BCMATCH_Enabled (1UL)
- #define RADIO_INTENCLR_BCMATCH_Clear (1UL)
- #define RADIO_INTENCLR_RSSIEND_Pos (7UL)
- #define RADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos)
- #define RADIO_INTENCLR_RSSIEND_Disabled (0UL)
- #define RADIO_INTENCLR_RSSIEND_Enabled (1UL)
- #define RADIO_INTENCLR_RSSIEND_Clear (1UL)
- #define RADIO_INTENCLR_DEVMISS_Pos (6UL)
- #define RADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos)
- #define RADIO_INTENCLR_DEVMISS_Disabled (0UL)
- #define RADIO_INTENCLR_DEVMISS_Enabled (1UL)
- #define RADIO_INTENCLR_DEVMISS_Clear (1UL)
- #define RADIO_INTENCLR_DEVMATCH_Pos (5UL)
- #define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos)
- #define RADIO_INTENCLR_DEVMATCH_Disabled (0UL)
- #define RADIO_INTENCLR_DEVMATCH_Enabled (1UL)
- #define RADIO_INTENCLR_DEVMATCH_Clear (1UL)
- #define RADIO_INTENCLR_DISABLED_Pos (4UL)
- #define RADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos)
- #define RADIO_INTENCLR_DISABLED_Disabled (0UL)
- #define RADIO_INTENCLR_DISABLED_Enabled (1UL)
- #define RADIO_INTENCLR_DISABLED_Clear (1UL)
- #define RADIO_INTENCLR_END_Pos (3UL)
- #define RADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos)
- #define RADIO_INTENCLR_END_Disabled (0UL)
- #define RADIO_INTENCLR_END_Enabled (1UL)
- #define RADIO_INTENCLR_END_Clear (1UL)
- #define RADIO_INTENCLR_PAYLOAD_Pos (2UL)
- #define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos)
- #define RADIO_INTENCLR_PAYLOAD_Disabled (0UL)
- #define RADIO_INTENCLR_PAYLOAD_Enabled (1UL)
- #define RADIO_INTENCLR_PAYLOAD_Clear (1UL)
- #define RADIO_INTENCLR_ADDRESS_Pos (1UL)
- #define RADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos)
- #define RADIO_INTENCLR_ADDRESS_Disabled (0UL)
- #define RADIO_INTENCLR_ADDRESS_Enabled (1UL)
- #define RADIO_INTENCLR_ADDRESS_Clear (1UL)
- #define RADIO_INTENCLR_READY_Pos (0UL)
- #define RADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos)
- #define RADIO_INTENCLR_READY_Disabled (0UL)
- #define RADIO_INTENCLR_READY_Enabled (1UL)
- #define RADIO_INTENCLR_READY_Clear (1UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos)
- #define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL)
- #define RADIO_RXMATCH_RXMATCH_Pos (0UL)
- #define RADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos)
- #define RADIO_RXCRC_RXCRC_Pos (0UL)
- #define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos)
- #define RADIO_DAI_DAI_Pos (0UL)
- #define RADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos)
- #define RADIO_PDUSTAT_CISTAT_Pos (1UL)
- #define RADIO_PDUSTAT_CISTAT_Msk (0x3UL << RADIO_PDUSTAT_CISTAT_Pos)
- #define RADIO_PDUSTAT_CISTAT_LR125kbit (0UL)
- #define RADIO_PDUSTAT_CISTAT_LR500kbit (1UL)
- #define RADIO_PDUSTAT_PDUSTAT_Pos (0UL)
- #define RADIO_PDUSTAT_PDUSTAT_Msk (0x1UL << RADIO_PDUSTAT_PDUSTAT_Pos)
- #define RADIO_PDUSTAT_PDUSTAT_LessThan (0UL)
- #define RADIO_PDUSTAT_PDUSTAT_GreaterThan (1UL)
- #define RADIO_CTESTATUS_CTETYPE_Pos (6UL)
- #define RADIO_CTESTATUS_CTETYPE_Msk (0x3UL << RADIO_CTESTATUS_CTETYPE_Pos)
- #define RADIO_CTESTATUS_RFU_Pos (5UL)
- #define RADIO_CTESTATUS_RFU_Msk (0x1UL << RADIO_CTESTATUS_RFU_Pos)
- #define RADIO_CTESTATUS_CTETIME_Pos (0UL)
- #define RADIO_CTESTATUS_CTETIME_Msk (0x1FUL << RADIO_CTESTATUS_CTETIME_Pos)
- #define RADIO_DFESTATUS_SAMPLINGSTATE_Pos (4UL)
- #define RADIO_DFESTATUS_SAMPLINGSTATE_Msk (0x1UL << RADIO_DFESTATUS_SAMPLINGSTATE_Pos)
- #define RADIO_DFESTATUS_SAMPLINGSTATE_Idle (0UL)
- #define RADIO_DFESTATUS_SAMPLINGSTATE_Sampling (1UL)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Pos (0UL)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Msk (0x7UL << RADIO_DFESTATUS_SWITCHINGSTATE_Pos)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Idle (0UL)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Offset (1UL)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Guard (2UL)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Ref (3UL)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Switching (4UL)
- #define RADIO_DFESTATUS_SWITCHINGSTATE_Ending (5UL)
- #define RADIO_PACKETPTR_PACKETPTR_Pos (0UL)
- #define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos)
- #define RADIO_FREQUENCY_MAP_Pos (8UL)
- #define RADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos)
- #define RADIO_FREQUENCY_MAP_Default (0UL)
- #define RADIO_FREQUENCY_MAP_Low (1UL)
- #define RADIO_FREQUENCY_FREQUENCY_Pos (0UL)
- #define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos)
- #define RADIO_TXPOWER_TXPOWER_Pos (0UL)
- #define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos)
- #define RADIO_TXPOWER_TXPOWER_0dBm (0x0UL)
- #define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x3UL)
- #define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x4UL)
- #define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL)
- #define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xE2UL)
- #define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL)
- #define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL)
- #define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL)
- #define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL)
- #define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL)
- #define RADIO_MODE_MODE_Pos (0UL)
- #define RADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos)
- #define RADIO_MODE_MODE_Nrf_1Mbit (0UL)
- #define RADIO_MODE_MODE_Nrf_2Mbit (1UL)
- #define RADIO_MODE_MODE_Ble_1Mbit (3UL)
- #define RADIO_MODE_MODE_Ble_2Mbit (4UL)
- #define RADIO_MODE_MODE_Ble_LR125Kbit (5UL)
- #define RADIO_MODE_MODE_Ble_LR500Kbit (6UL)
- #define RADIO_MODE_MODE_Ieee802154_250Kbit (15UL)
- #define RADIO_PCNF0_TERMLEN_Pos (29UL)
- #define RADIO_PCNF0_TERMLEN_Msk (0x3UL << RADIO_PCNF0_TERMLEN_Pos)
- #define RADIO_PCNF0_CRCINC_Pos (26UL)
- #define RADIO_PCNF0_CRCINC_Msk (0x1UL << RADIO_PCNF0_CRCINC_Pos)
- #define RADIO_PCNF0_CRCINC_Exclude (0UL)
- #define RADIO_PCNF0_CRCINC_Include (1UL)
- #define RADIO_PCNF0_PLEN_Pos (24UL)
- #define RADIO_PCNF0_PLEN_Msk (0x3UL << RADIO_PCNF0_PLEN_Pos)
- #define RADIO_PCNF0_PLEN_8bit (0UL)
- #define RADIO_PCNF0_PLEN_16bit (1UL)
- #define RADIO_PCNF0_PLEN_32bitZero (2UL)
- #define RADIO_PCNF0_PLEN_LongRange (3UL)
- #define RADIO_PCNF0_CILEN_Pos (22UL)
- #define RADIO_PCNF0_CILEN_Msk (0x3UL << RADIO_PCNF0_CILEN_Pos)
- #define RADIO_PCNF0_S1INCL_Pos (20UL)
- #define RADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos)
- #define RADIO_PCNF0_S1INCL_Automatic (0UL)
- #define RADIO_PCNF0_S1INCL_Include (1UL)
- #define RADIO_PCNF0_S1LEN_Pos (16UL)
- #define RADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos)
- #define RADIO_PCNF0_S0LEN_Pos (8UL)
- #define RADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos)
- #define RADIO_PCNF0_LFLEN_Pos (0UL)
- #define RADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos)
- #define RADIO_PCNF1_WHITEEN_Pos (25UL)
- #define RADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos)
- #define RADIO_PCNF1_WHITEEN_Disabled (0UL)
- #define RADIO_PCNF1_WHITEEN_Enabled (1UL)
- #define RADIO_PCNF1_ENDIAN_Pos (24UL)
- #define RADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos)
- #define RADIO_PCNF1_ENDIAN_Little (0UL)
- #define RADIO_PCNF1_ENDIAN_Big (1UL)
- #define RADIO_PCNF1_BALEN_Pos (16UL)
- #define RADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos)
- #define RADIO_PCNF1_STATLEN_Pos (8UL)
- #define RADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos)
- #define RADIO_PCNF1_MAXLEN_Pos (0UL)
- #define RADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos)
- #define RADIO_BASE0_BASE0_Pos (0UL)
- #define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos)
- #define RADIO_BASE1_BASE1_Pos (0UL)
- #define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos)
- #define RADIO_PREFIX0_AP3_Pos (24UL)
- #define RADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos)
- #define RADIO_PREFIX0_AP2_Pos (16UL)
- #define RADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos)
- #define RADIO_PREFIX0_AP1_Pos (8UL)
- #define RADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos)
- #define RADIO_PREFIX0_AP0_Pos (0UL)
- #define RADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos)
- #define RADIO_PREFIX1_AP7_Pos (24UL)
- #define RADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos)
- #define RADIO_PREFIX1_AP6_Pos (16UL)
- #define RADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos)
- #define RADIO_PREFIX1_AP5_Pos (8UL)
- #define RADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos)
- #define RADIO_PREFIX1_AP4_Pos (0UL)
- #define RADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos)
- #define RADIO_TXADDRESS_TXADDRESS_Pos (0UL)
- #define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos)
- #define RADIO_RXADDRESSES_ADDR7_Pos (7UL)
- #define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos)
- #define RADIO_RXADDRESSES_ADDR7_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR7_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR6_Pos (6UL)
- #define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos)
- #define RADIO_RXADDRESSES_ADDR6_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR6_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR5_Pos (5UL)
- #define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos)
- #define RADIO_RXADDRESSES_ADDR5_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR5_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR4_Pos (4UL)
- #define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos)
- #define RADIO_RXADDRESSES_ADDR4_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR4_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR3_Pos (3UL)
- #define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos)
- #define RADIO_RXADDRESSES_ADDR3_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR3_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR2_Pos (2UL)
- #define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos)
- #define RADIO_RXADDRESSES_ADDR2_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR2_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR1_Pos (1UL)
- #define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos)
- #define RADIO_RXADDRESSES_ADDR1_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR1_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR0_Pos (0UL)
- #define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos)
- #define RADIO_RXADDRESSES_ADDR0_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR0_Enabled (1UL)
- #define RADIO_CRCCNF_SKIPADDR_Pos (8UL)
- #define RADIO_CRCCNF_SKIPADDR_Msk (0x3UL << RADIO_CRCCNF_SKIPADDR_Pos)
- #define RADIO_CRCCNF_SKIPADDR_Include (0UL)
- #define RADIO_CRCCNF_SKIPADDR_Skip (1UL)
- #define RADIO_CRCCNF_SKIPADDR_Ieee802154 (2UL)
- #define RADIO_CRCCNF_LEN_Pos (0UL)
- #define RADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos)
- #define RADIO_CRCCNF_LEN_Disabled (0UL)
- #define RADIO_CRCCNF_LEN_One (1UL)
- #define RADIO_CRCCNF_LEN_Two (2UL)
- #define RADIO_CRCCNF_LEN_Three (3UL)
- #define RADIO_CRCPOLY_CRCPOLY_Pos (0UL)
- #define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos)
- #define RADIO_CRCINIT_CRCINIT_Pos (0UL)
- #define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos)
- #define RADIO_TIFS_TIFS_Pos (0UL)
- #define RADIO_TIFS_TIFS_Msk (0x3FFUL << RADIO_TIFS_TIFS_Pos)
- #define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL)
- #define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos)
- #define RADIO_STATE_STATE_Pos (0UL)
- #define RADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos)
- #define RADIO_STATE_STATE_Disabled (0UL)
- #define RADIO_STATE_STATE_RxRu (1UL)
- #define RADIO_STATE_STATE_RxIdle (2UL)
- #define RADIO_STATE_STATE_Rx (3UL)
- #define RADIO_STATE_STATE_RxDisable (4UL)
- #define RADIO_STATE_STATE_TxRu (9UL)
- #define RADIO_STATE_STATE_TxIdle (10UL)
- #define RADIO_STATE_STATE_Tx (11UL)
- #define RADIO_STATE_STATE_TxDisable (12UL)
- #define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL)
- #define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos)
- #define RADIO_BCC_BCC_Pos (0UL)
- #define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos)
- #define RADIO_DAB_DAB_Pos (0UL)
- #define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos)
- #define RADIO_DAP_DAP_Pos (0UL)
- #define RADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos)
- #define RADIO_DACNF_TXADD7_Pos (15UL)
- #define RADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos)
- #define RADIO_DACNF_TXADD6_Pos (14UL)
- #define RADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos)
- #define RADIO_DACNF_TXADD5_Pos (13UL)
- #define RADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos)
- #define RADIO_DACNF_TXADD4_Pos (12UL)
- #define RADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos)
- #define RADIO_DACNF_TXADD3_Pos (11UL)
- #define RADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos)
- #define RADIO_DACNF_TXADD2_Pos (10UL)
- #define RADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos)
- #define RADIO_DACNF_TXADD1_Pos (9UL)
- #define RADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos)
- #define RADIO_DACNF_TXADD0_Pos (8UL)
- #define RADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos)
- #define RADIO_DACNF_ENA7_Pos (7UL)
- #define RADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos)
- #define RADIO_DACNF_ENA7_Disabled (0UL)
- #define RADIO_DACNF_ENA7_Enabled (1UL)
- #define RADIO_DACNF_ENA6_Pos (6UL)
- #define RADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos)
- #define RADIO_DACNF_ENA6_Disabled (0UL)
- #define RADIO_DACNF_ENA6_Enabled (1UL)
- #define RADIO_DACNF_ENA5_Pos (5UL)
- #define RADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos)
- #define RADIO_DACNF_ENA5_Disabled (0UL)
- #define RADIO_DACNF_ENA5_Enabled (1UL)
- #define RADIO_DACNF_ENA4_Pos (4UL)
- #define RADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos)
- #define RADIO_DACNF_ENA4_Disabled (0UL)
- #define RADIO_DACNF_ENA4_Enabled (1UL)
- #define RADIO_DACNF_ENA3_Pos (3UL)
- #define RADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos)
- #define RADIO_DACNF_ENA3_Disabled (0UL)
- #define RADIO_DACNF_ENA3_Enabled (1UL)
- #define RADIO_DACNF_ENA2_Pos (2UL)
- #define RADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos)
- #define RADIO_DACNF_ENA2_Disabled (0UL)
- #define RADIO_DACNF_ENA2_Enabled (1UL)
- #define RADIO_DACNF_ENA1_Pos (1UL)
- #define RADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos)
- #define RADIO_DACNF_ENA1_Disabled (0UL)
- #define RADIO_DACNF_ENA1_Enabled (1UL)
- #define RADIO_DACNF_ENA0_Pos (0UL)
- #define RADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos)
- #define RADIO_DACNF_ENA0_Disabled (0UL)
- #define RADIO_DACNF_ENA0_Enabled (1UL)
- #define RADIO_MHRMATCHCONF_MHRMATCHCONF_Pos (0UL)
- #define RADIO_MHRMATCHCONF_MHRMATCHCONF_Msk (0xFFFFFFFFUL << RADIO_MHRMATCHCONF_MHRMATCHCONF_Pos)
- #define RADIO_MHRMATCHMAS_MHRMATCHMAS_Pos (0UL)
- #define RADIO_MHRMATCHMAS_MHRMATCHMAS_Msk (0xFFFFFFFFUL << RADIO_MHRMATCHMAS_MHRMATCHMAS_Pos)
- #define RADIO_MODECNF0_DTX_Pos (8UL)
- #define RADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos)
- #define RADIO_MODECNF0_DTX_B1 (0UL)
- #define RADIO_MODECNF0_DTX_B0 (1UL)
- #define RADIO_MODECNF0_DTX_Center (2UL)
- #define RADIO_MODECNF0_RU_Pos (0UL)
- #define RADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos)
- #define RADIO_MODECNF0_RU_Default (0UL)
- #define RADIO_MODECNF0_RU_Fast (1UL)
- #define RADIO_SFD_SFD_Pos (0UL)
- #define RADIO_SFD_SFD_Msk (0xFFUL << RADIO_SFD_SFD_Pos)
- #define RADIO_EDCNT_EDCNT_Pos (0UL)
- #define RADIO_EDCNT_EDCNT_Msk (0x1FFFFFUL << RADIO_EDCNT_EDCNT_Pos)
- #define RADIO_EDSAMPLE_EDLVL_Pos (0UL)
- #define RADIO_EDSAMPLE_EDLVL_Msk (0xFFUL << RADIO_EDSAMPLE_EDLVL_Pos)
- #define RADIO_CCACTRL_CCACORRCNT_Pos (24UL)
- #define RADIO_CCACTRL_CCACORRCNT_Msk (0xFFUL << RADIO_CCACTRL_CCACORRCNT_Pos)
- #define RADIO_CCACTRL_CCACORRTHRES_Pos (16UL)
- #define RADIO_CCACTRL_CCACORRTHRES_Msk (0xFFUL << RADIO_CCACTRL_CCACORRTHRES_Pos)
- #define RADIO_CCACTRL_CCAEDTHRES_Pos (8UL)
- #define RADIO_CCACTRL_CCAEDTHRES_Msk (0xFFUL << RADIO_CCACTRL_CCAEDTHRES_Pos)
- #define RADIO_CCACTRL_CCAMODE_Pos (0UL)
- #define RADIO_CCACTRL_CCAMODE_Msk (0x7UL << RADIO_CCACTRL_CCAMODE_Pos)
- #define RADIO_CCACTRL_CCAMODE_EdMode (0UL)
- #define RADIO_CCACTRL_CCAMODE_CarrierMode (1UL)
- #define RADIO_CCACTRL_CCAMODE_CarrierAndEdMode (2UL)
- #define RADIO_CCACTRL_CCAMODE_CarrierOrEdMode (3UL)
- #define RADIO_CCACTRL_CCAMODE_EdModeTest1 (4UL)
- #define RADIO_DFEMODE_DFEOPMODE_Pos (0UL)
- #define RADIO_DFEMODE_DFEOPMODE_Msk (0x3UL << RADIO_DFEMODE_DFEOPMODE_Pos)
- #define RADIO_DFEMODE_DFEOPMODE_Disabled (0UL)
- #define RADIO_DFEMODE_DFEOPMODE_AoD (2UL)
- #define RADIO_DFEMODE_DFEOPMODE_AoA (3UL)
- #define RADIO_CTEINLINECONF_S0MASK_Pos (24UL)
- #define RADIO_CTEINLINECONF_S0MASK_Msk (0xFFUL << RADIO_CTEINLINECONF_S0MASK_Pos)
- #define RADIO_CTEINLINECONF_S0CONF_Pos (16UL)
- #define RADIO_CTEINLINECONF_S0CONF_Msk (0xFFUL << RADIO_CTEINLINECONF_S0CONF_Pos)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_Pos (13UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_Msk (0x7UL << RADIO_CTEINLINECONF_CTEINLINERXMODE2US_Pos)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_4us (1UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_2us (2UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_1us (3UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_500ns (4UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_250ns (5UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE2US_125ns (6UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_Pos (10UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_Msk (0x7UL << RADIO_CTEINLINECONF_CTEINLINERXMODE1US_Pos)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_4us (1UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_2us (2UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_1us (3UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_500ns (4UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_250ns (5UL)
- #define RADIO_CTEINLINECONF_CTEINLINERXMODE1US_125ns (6UL)
- #define RADIO_CTEINLINECONF_CTETIMEVALIDRANGE_Pos (6UL)
- #define RADIO_CTEINLINECONF_CTETIMEVALIDRANGE_Msk (0x3UL << RADIO_CTEINLINECONF_CTETIMEVALIDRANGE_Pos)
- #define RADIO_CTEINLINECONF_CTETIMEVALIDRANGE_20 (0UL)
- #define RADIO_CTEINLINECONF_CTETIMEVALIDRANGE_31 (1UL)
- #define RADIO_CTEINLINECONF_CTETIMEVALIDRANGE_63 (2UL)
- #define RADIO_CTEINLINECONF_CTEERRORHANDLING_Pos (4UL)
- #define RADIO_CTEINLINECONF_CTEERRORHANDLING_Msk (0x1UL << RADIO_CTEINLINECONF_CTEERRORHANDLING_Pos)
- #define RADIO_CTEINLINECONF_CTEERRORHANDLING_No (0UL)
- #define RADIO_CTEINLINECONF_CTEERRORHANDLING_Yes (1UL)
- #define RADIO_CTEINLINECONF_CTEINFOINS1_Pos (3UL)
- #define RADIO_CTEINLINECONF_CTEINFOINS1_Msk (0x1UL << RADIO_CTEINLINECONF_CTEINFOINS1_Pos)
- #define RADIO_CTEINLINECONF_CTEINFOINS1_NotInS1 (0UL)
- #define RADIO_CTEINLINECONF_CTEINFOINS1_InS1 (1UL)
- #define RADIO_CTEINLINECONF_CTEINLINECTRLEN_Pos (0UL)
- #define RADIO_CTEINLINECONF_CTEINLINECTRLEN_Msk (0x1UL << RADIO_CTEINLINECONF_CTEINLINECTRLEN_Pos)
- #define RADIO_CTEINLINECONF_CTEINLINECTRLEN_Disabled (0UL)
- #define RADIO_CTEINLINECONF_CTEINLINECTRLEN_Enabled (1UL)
- #define RADIO_DFECTRL1_AGCBACKOFFGAIN_Pos (24UL)
- #define RADIO_DFECTRL1_AGCBACKOFFGAIN_Msk (0xFUL << RADIO_DFECTRL1_AGCBACKOFFGAIN_Pos)
- #define RADIO_DFECTRL1_TSAMPLESPACING_Pos (16UL)
- #define RADIO_DFECTRL1_TSAMPLESPACING_Msk (0x7UL << RADIO_DFECTRL1_TSAMPLESPACING_Pos)
- #define RADIO_DFECTRL1_TSAMPLESPACING_4us (1UL)
- #define RADIO_DFECTRL1_TSAMPLESPACING_2us (2UL)
- #define RADIO_DFECTRL1_TSAMPLESPACING_1us (3UL)
- #define RADIO_DFECTRL1_TSAMPLESPACING_500ns (4UL)
- #define RADIO_DFECTRL1_TSAMPLESPACING_250ns (5UL)
- #define RADIO_DFECTRL1_TSAMPLESPACING_125ns (6UL)
- #define RADIO_DFECTRL1_SAMPLETYPE_Pos (15UL)
- #define RADIO_DFECTRL1_SAMPLETYPE_Msk (0x1UL << RADIO_DFECTRL1_SAMPLETYPE_Pos)
- #define RADIO_DFECTRL1_SAMPLETYPE_IQ (0UL)
- #define RADIO_DFECTRL1_SAMPLETYPE_MagPhase (1UL)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_Pos (12UL)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_Msk (0x7UL << RADIO_DFECTRL1_TSAMPLESPACINGREF_Pos)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_4us (1UL)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_2us (2UL)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_1us (3UL)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_500ns (4UL)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_250ns (5UL)
- #define RADIO_DFECTRL1_TSAMPLESPACINGREF_125ns (6UL)
- #define RADIO_DFECTRL1_TSWITCHSPACING_Pos (8UL)
- #define RADIO_DFECTRL1_TSWITCHSPACING_Msk (0x7UL << RADIO_DFECTRL1_TSWITCHSPACING_Pos)
- #define RADIO_DFECTRL1_TSWITCHSPACING_4us (1UL)
- #define RADIO_DFECTRL1_TSWITCHSPACING_2us (2UL)
- #define RADIO_DFECTRL1_TSWITCHSPACING_1us (3UL)
- #define RADIO_DFECTRL1_DFEINEXTENSION_Pos (7UL)
- #define RADIO_DFECTRL1_DFEINEXTENSION_Msk (0x1UL << RADIO_DFECTRL1_DFEINEXTENSION_Pos)
- #define RADIO_DFECTRL1_DFEINEXTENSION_Payload (0UL)
- #define RADIO_DFECTRL1_DFEINEXTENSION_CRC (1UL)
- #define RADIO_DFECTRL1_NUMBEROF8US_Pos (0UL)
- #define RADIO_DFECTRL1_NUMBEROF8US_Msk (0x3FUL << RADIO_DFECTRL1_NUMBEROF8US_Pos)
- #define RADIO_DFECTRL2_TSAMPLEOFFSET_Pos (16UL)
- #define RADIO_DFECTRL2_TSAMPLEOFFSET_Msk (0xFFFUL << RADIO_DFECTRL2_TSAMPLEOFFSET_Pos)
- #define RADIO_DFECTRL2_TSWITCHOFFSET_Pos (0UL)
- #define RADIO_DFECTRL2_TSWITCHOFFSET_Msk (0x1FFFUL << RADIO_DFECTRL2_TSWITCHOFFSET_Pos)
- #define RADIO_SWITCHPATTERN_SWITCHPATTERN_Pos (0UL)
- #define RADIO_SWITCHPATTERN_SWITCHPATTERN_Msk (0xFFUL << RADIO_SWITCHPATTERN_SWITCHPATTERN_Pos)
- #define RADIO_CLEARPATTERN_CLEARPATTERN_Pos (0UL)
- #define RADIO_CLEARPATTERN_CLEARPATTERN_Msk (0x1UL << RADIO_CLEARPATTERN_CLEARPATTERN_Pos)
- #define RADIO_CLEARPATTERN_CLEARPATTERN_Clear (1UL)
- #define RADIO_PSEL_DFEGPIO_CONNECT_Pos (31UL)
- #define RADIO_PSEL_DFEGPIO_CONNECT_Msk (0x1UL << RADIO_PSEL_DFEGPIO_CONNECT_Pos)
- #define RADIO_PSEL_DFEGPIO_CONNECT_Connected (0UL)
- #define RADIO_PSEL_DFEGPIO_CONNECT_Disconnected (1UL)
- #define RADIO_PSEL_DFEGPIO_PORT_Pos (5UL)
- #define RADIO_PSEL_DFEGPIO_PORT_Msk (0x1UL << RADIO_PSEL_DFEGPIO_PORT_Pos)
- #define RADIO_PSEL_DFEGPIO_PIN_Pos (0UL)
- #define RADIO_PSEL_DFEGPIO_PIN_Msk (0x1FUL << RADIO_PSEL_DFEGPIO_PIN_Pos)
- #define RADIO_DFEPACKET_PTR_PTR_Pos (0UL)
- #define RADIO_DFEPACKET_PTR_PTR_Msk (0xFFFFFFFFUL << RADIO_DFEPACKET_PTR_PTR_Pos)
- #define RADIO_DFEPACKET_MAXCNT_MAXCNT_Pos (0UL)
- #define RADIO_DFEPACKET_MAXCNT_MAXCNT_Msk (0x1FFFUL << RADIO_DFEPACKET_MAXCNT_MAXCNT_Pos)
- #define RADIO_DFEPACKET_AMOUNT_AMOUNT_Pos (0UL)
- #define RADIO_DFEPACKET_AMOUNT_AMOUNT_Msk (0xFFFFUL << RADIO_DFEPACKET_AMOUNT_AMOUNT_Pos)
- #define RADIO_POWER_POWER_Pos (0UL)
- #define RADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos)
- #define RADIO_POWER_POWER_Disabled (0UL)
- #define RADIO_POWER_POWER_Enabled (1UL)
- #define RNG_TASKS_START_TASKS_START_Pos (0UL)
- #define RNG_TASKS_START_TASKS_START_Msk (0x1UL << RNG_TASKS_START_TASKS_START_Pos)
- #define RNG_TASKS_START_TASKS_START_Trigger (1UL)
- #define RNG_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define RNG_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RNG_TASKS_STOP_TASKS_STOP_Pos)
- #define RNG_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos (0UL)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Msk (0x1UL << RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_NotGenerated (0UL)
- #define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Generated (1UL)
- #define RNG_SHORTS_VALRDY_STOP_Pos (0UL)
- #define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos)
- #define RNG_SHORTS_VALRDY_STOP_Disabled (0UL)
- #define RNG_SHORTS_VALRDY_STOP_Enabled (1UL)
- #define RNG_INTENSET_VALRDY_Pos (0UL)
- #define RNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos)
- #define RNG_INTENSET_VALRDY_Disabled (0UL)
- #define RNG_INTENSET_VALRDY_Enabled (1UL)
- #define RNG_INTENSET_VALRDY_Set (1UL)
- #define RNG_INTENCLR_VALRDY_Pos (0UL)
- #define RNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos)
- #define RNG_INTENCLR_VALRDY_Disabled (0UL)
- #define RNG_INTENCLR_VALRDY_Enabled (1UL)
- #define RNG_INTENCLR_VALRDY_Clear (1UL)
- #define RNG_CONFIG_DERCEN_Pos (0UL)
- #define RNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos)
- #define RNG_CONFIG_DERCEN_Disabled (0UL)
- #define RNG_CONFIG_DERCEN_Enabled (1UL)
- #define RNG_VALUE_VALUE_Pos (0UL)
- #define RNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos)
- #define RTC_TASKS_START_TASKS_START_Pos (0UL)
- #define RTC_TASKS_START_TASKS_START_Msk (0x1UL << RTC_TASKS_START_TASKS_START_Pos)
- #define RTC_TASKS_START_TASKS_START_Trigger (1UL)
- #define RTC_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define RTC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RTC_TASKS_STOP_TASKS_STOP_Pos)
- #define RTC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define RTC_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL)
- #define RTC_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL << RTC_TASKS_CLEAR_TASKS_CLEAR_Pos)
- #define RTC_TASKS_CLEAR_TASKS_CLEAR_Trigger (1UL)
- #define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos (0UL)
- #define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Msk (0x1UL << RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos)
- #define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Trigger (1UL)
- #define RTC_EVENTS_TICK_EVENTS_TICK_Pos (0UL)
- #define RTC_EVENTS_TICK_EVENTS_TICK_Msk (0x1UL << RTC_EVENTS_TICK_EVENTS_TICK_Pos)
- #define RTC_EVENTS_TICK_EVENTS_TICK_NotGenerated (0UL)
- #define RTC_EVENTS_TICK_EVENTS_TICK_Generated (1UL)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos (0UL)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Msk (0x1UL << RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_NotGenerated (0UL)
- #define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Generated (1UL)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL << RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_NotGenerated (0UL)
- #define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Generated (1UL)
- #define RTC_INTENSET_COMPARE3_Pos (19UL)
- #define RTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos)
- #define RTC_INTENSET_COMPARE3_Disabled (0UL)
- #define RTC_INTENSET_COMPARE3_Enabled (1UL)
- #define RTC_INTENSET_COMPARE3_Set (1UL)
- #define RTC_INTENSET_COMPARE2_Pos (18UL)
- #define RTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos)
- #define RTC_INTENSET_COMPARE2_Disabled (0UL)
- #define RTC_INTENSET_COMPARE2_Enabled (1UL)
- #define RTC_INTENSET_COMPARE2_Set (1UL)
- #define RTC_INTENSET_COMPARE1_Pos (17UL)
- #define RTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos)
- #define RTC_INTENSET_COMPARE1_Disabled (0UL)
- #define RTC_INTENSET_COMPARE1_Enabled (1UL)
- #define RTC_INTENSET_COMPARE1_Set (1UL)
- #define RTC_INTENSET_COMPARE0_Pos (16UL)
- #define RTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos)
- #define RTC_INTENSET_COMPARE0_Disabled (0UL)
- #define RTC_INTENSET_COMPARE0_Enabled (1UL)
- #define RTC_INTENSET_COMPARE0_Set (1UL)
- #define RTC_INTENSET_OVRFLW_Pos (1UL)
- #define RTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos)
- #define RTC_INTENSET_OVRFLW_Disabled (0UL)
- #define RTC_INTENSET_OVRFLW_Enabled (1UL)
- #define RTC_INTENSET_OVRFLW_Set (1UL)
- #define RTC_INTENSET_TICK_Pos (0UL)
- #define RTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos)
- #define RTC_INTENSET_TICK_Disabled (0UL)
- #define RTC_INTENSET_TICK_Enabled (1UL)
- #define RTC_INTENSET_TICK_Set (1UL)
- #define RTC_INTENCLR_COMPARE3_Pos (19UL)
- #define RTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos)
- #define RTC_INTENCLR_COMPARE3_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE3_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE3_Clear (1UL)
- #define RTC_INTENCLR_COMPARE2_Pos (18UL)
- #define RTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos)
- #define RTC_INTENCLR_COMPARE2_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE2_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE2_Clear (1UL)
- #define RTC_INTENCLR_COMPARE1_Pos (17UL)
- #define RTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos)
- #define RTC_INTENCLR_COMPARE1_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE1_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE1_Clear (1UL)
- #define RTC_INTENCLR_COMPARE0_Pos (16UL)
- #define RTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos)
- #define RTC_INTENCLR_COMPARE0_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE0_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE0_Clear (1UL)
- #define RTC_INTENCLR_OVRFLW_Pos (1UL)
- #define RTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos)
- #define RTC_INTENCLR_OVRFLW_Disabled (0UL)
- #define RTC_INTENCLR_OVRFLW_Enabled (1UL)
- #define RTC_INTENCLR_OVRFLW_Clear (1UL)
- #define RTC_INTENCLR_TICK_Pos (0UL)
- #define RTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos)
- #define RTC_INTENCLR_TICK_Disabled (0UL)
- #define RTC_INTENCLR_TICK_Enabled (1UL)
- #define RTC_INTENCLR_TICK_Clear (1UL)
- #define RTC_EVTEN_COMPARE3_Pos (19UL)
- #define RTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos)
- #define RTC_EVTEN_COMPARE3_Disabled (0UL)
- #define RTC_EVTEN_COMPARE3_Enabled (1UL)
- #define RTC_EVTEN_COMPARE2_Pos (18UL)
- #define RTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos)
- #define RTC_EVTEN_COMPARE2_Disabled (0UL)
- #define RTC_EVTEN_COMPARE2_Enabled (1UL)
- #define RTC_EVTEN_COMPARE1_Pos (17UL)
- #define RTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos)
- #define RTC_EVTEN_COMPARE1_Disabled (0UL)
- #define RTC_EVTEN_COMPARE1_Enabled (1UL)
- #define RTC_EVTEN_COMPARE0_Pos (16UL)
- #define RTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos)
- #define RTC_EVTEN_COMPARE0_Disabled (0UL)
- #define RTC_EVTEN_COMPARE0_Enabled (1UL)
- #define RTC_EVTEN_OVRFLW_Pos (1UL)
- #define RTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos)
- #define RTC_EVTEN_OVRFLW_Disabled (0UL)
- #define RTC_EVTEN_OVRFLW_Enabled (1UL)
- #define RTC_EVTEN_TICK_Pos (0UL)
- #define RTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos)
- #define RTC_EVTEN_TICK_Disabled (0UL)
- #define RTC_EVTEN_TICK_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE3_Pos (19UL)
- #define RTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos)
- #define RTC_EVTENSET_COMPARE3_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE3_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE3_Set (1UL)
- #define RTC_EVTENSET_COMPARE2_Pos (18UL)
- #define RTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos)
- #define RTC_EVTENSET_COMPARE2_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE2_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE2_Set (1UL)
- #define RTC_EVTENSET_COMPARE1_Pos (17UL)
- #define RTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos)
- #define RTC_EVTENSET_COMPARE1_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE1_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE1_Set (1UL)
- #define RTC_EVTENSET_COMPARE0_Pos (16UL)
- #define RTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos)
- #define RTC_EVTENSET_COMPARE0_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE0_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE0_Set (1UL)
- #define RTC_EVTENSET_OVRFLW_Pos (1UL)
- #define RTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos)
- #define RTC_EVTENSET_OVRFLW_Disabled (0UL)
- #define RTC_EVTENSET_OVRFLW_Enabled (1UL)
- #define RTC_EVTENSET_OVRFLW_Set (1UL)
- #define RTC_EVTENSET_TICK_Pos (0UL)
- #define RTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos)
- #define RTC_EVTENSET_TICK_Disabled (0UL)
- #define RTC_EVTENSET_TICK_Enabled (1UL)
- #define RTC_EVTENSET_TICK_Set (1UL)
- #define RTC_EVTENCLR_COMPARE3_Pos (19UL)
- #define RTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos)
- #define RTC_EVTENCLR_COMPARE3_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE3_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE3_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE2_Pos (18UL)
- #define RTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos)
- #define RTC_EVTENCLR_COMPARE2_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE2_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE2_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE1_Pos (17UL)
- #define RTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos)
- #define RTC_EVTENCLR_COMPARE1_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE1_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE1_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE0_Pos (16UL)
- #define RTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos)
- #define RTC_EVTENCLR_COMPARE0_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE0_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE0_Clear (1UL)
- #define RTC_EVTENCLR_OVRFLW_Pos (1UL)
- #define RTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos)
- #define RTC_EVTENCLR_OVRFLW_Disabled (0UL)
- #define RTC_EVTENCLR_OVRFLW_Enabled (1UL)
- #define RTC_EVTENCLR_OVRFLW_Clear (1UL)
- #define RTC_EVTENCLR_TICK_Pos (0UL)
- #define RTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos)
- #define RTC_EVTENCLR_TICK_Disabled (0UL)
- #define RTC_EVTENCLR_TICK_Enabled (1UL)
- #define RTC_EVTENCLR_TICK_Clear (1UL)
- #define RTC_COUNTER_COUNTER_Pos (0UL)
- #define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos)
- #define RTC_PRESCALER_PRESCALER_Pos (0UL)
- #define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos)
- #define RTC_CC_COMPARE_Pos (0UL)
- #define RTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos)
- #define SAADC_TASKS_START_TASKS_START_Pos (0UL)
- #define SAADC_TASKS_START_TASKS_START_Msk (0x1UL << SAADC_TASKS_START_TASKS_START_Pos)
- #define SAADC_TASKS_START_TASKS_START_Trigger (1UL)
- #define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL)
- #define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL << SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos)
- #define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Trigger (1UL)
- #define SAADC_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define SAADC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << SAADC_TASKS_STOP_TASKS_STOP_Pos)
- #define SAADC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos (0UL)
- #define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Msk (0x1UL << SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos)
- #define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Trigger (1UL)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
- #define SAADC_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
- #define SAADC_EVENTS_END_EVENTS_END_Pos (0UL)
- #define SAADC_EVENTS_END_EVENTS_END_Msk (0x1UL << SAADC_EVENTS_END_EVENTS_END_Pos)
- #define SAADC_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define SAADC_EVENTS_END_EVENTS_END_Generated (1UL)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_Pos (0UL)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL << SAADC_EVENTS_DONE_EVENTS_DONE_Pos)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_NotGenerated (0UL)
- #define SAADC_EVENTS_DONE_EVENTS_DONE_Generated (1UL)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos (0UL)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Msk (0x1UL << SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_NotGenerated (0UL)
- #define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Generated (1UL)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos (0UL)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Msk (0x1UL << SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_NotGenerated (0UL)
- #define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Generated (1UL)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_Pos (0UL)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_Msk (0x1UL << SAADC_EVENTS_CH_LIMITH_LIMITH_Pos)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_NotGenerated (0UL)
- #define SAADC_EVENTS_CH_LIMITH_LIMITH_Generated (1UL)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_Pos (0UL)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_Msk (0x1UL << SAADC_EVENTS_CH_LIMITL_LIMITL_Pos)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_NotGenerated (0UL)
- #define SAADC_EVENTS_CH_LIMITL_LIMITL_Generated (1UL)
- #define SAADC_INTEN_CH7LIMITL_Pos (21UL)
- #define SAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos)
- #define SAADC_INTEN_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH7LIMITH_Pos (20UL)
- #define SAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos)
- #define SAADC_INTEN_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH6LIMITL_Pos (19UL)
- #define SAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos)
- #define SAADC_INTEN_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH6LIMITH_Pos (18UL)
- #define SAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos)
- #define SAADC_INTEN_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH5LIMITL_Pos (17UL)
- #define SAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos)
- #define SAADC_INTEN_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH5LIMITH_Pos (16UL)
- #define SAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos)
- #define SAADC_INTEN_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH4LIMITL_Pos (15UL)
- #define SAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos)
- #define SAADC_INTEN_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH4LIMITH_Pos (14UL)
- #define SAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos)
- #define SAADC_INTEN_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH3LIMITL_Pos (13UL)
- #define SAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos)
- #define SAADC_INTEN_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH3LIMITH_Pos (12UL)
- #define SAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos)
- #define SAADC_INTEN_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH2LIMITL_Pos (11UL)
- #define SAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos)
- #define SAADC_INTEN_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH2LIMITH_Pos (10UL)
- #define SAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos)
- #define SAADC_INTEN_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH1LIMITL_Pos (9UL)
- #define SAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos)
- #define SAADC_INTEN_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH1LIMITH_Pos (8UL)
- #define SAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos)
- #define SAADC_INTEN_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH0LIMITL_Pos (7UL)
- #define SAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos)
- #define SAADC_INTEN_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH0LIMITH_Pos (6UL)
- #define SAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos)
- #define SAADC_INTEN_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTEN_STOPPED_Pos (5UL)
- #define SAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos)
- #define SAADC_INTEN_STOPPED_Disabled (0UL)
- #define SAADC_INTEN_STOPPED_Enabled (1UL)
- #define SAADC_INTEN_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos)
- #define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTEN_RESULTDONE_Pos (3UL)
- #define SAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos)
- #define SAADC_INTEN_RESULTDONE_Disabled (0UL)
- #define SAADC_INTEN_RESULTDONE_Enabled (1UL)
- #define SAADC_INTEN_DONE_Pos (2UL)
- #define SAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos)
- #define SAADC_INTEN_DONE_Disabled (0UL)
- #define SAADC_INTEN_DONE_Enabled (1UL)
- #define SAADC_INTEN_END_Pos (1UL)
- #define SAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos)
- #define SAADC_INTEN_END_Disabled (0UL)
- #define SAADC_INTEN_END_Enabled (1UL)
- #define SAADC_INTEN_STARTED_Pos (0UL)
- #define SAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos)
- #define SAADC_INTEN_STARTED_Disabled (0UL)
- #define SAADC_INTEN_STARTED_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITL_Pos (21UL)
- #define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos)
- #define SAADC_INTENSET_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH7LIMITH_Pos (20UL)
- #define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos)
- #define SAADC_INTENSET_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH6LIMITL_Pos (19UL)
- #define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos)
- #define SAADC_INTENSET_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH6LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH6LIMITH_Pos (18UL)
- #define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos)
- #define SAADC_INTENSET_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH6LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH5LIMITL_Pos (17UL)
- #define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos)
- #define SAADC_INTENSET_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH5LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH5LIMITH_Pos (16UL)
- #define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos)
- #define SAADC_INTENSET_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH5LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH4LIMITL_Pos (15UL)
- #define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos)
- #define SAADC_INTENSET_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH4LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH4LIMITH_Pos (14UL)
- #define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos)
- #define SAADC_INTENSET_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH4LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH3LIMITL_Pos (13UL)
- #define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos)
- #define SAADC_INTENSET_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH3LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH3LIMITH_Pos (12UL)
- #define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos)
- #define SAADC_INTENSET_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH3LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH2LIMITL_Pos (11UL)
- #define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos)
- #define SAADC_INTENSET_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH2LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH2LIMITH_Pos (10UL)
- #define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos)
- #define SAADC_INTENSET_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH2LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH1LIMITL_Pos (9UL)
- #define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos)
- #define SAADC_INTENSET_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH1LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH1LIMITH_Pos (8UL)
- #define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos)
- #define SAADC_INTENSET_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH1LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH0LIMITL_Pos (7UL)
- #define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos)
- #define SAADC_INTENSET_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH0LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH0LIMITH_Pos (6UL)
- #define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos)
- #define SAADC_INTENSET_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH0LIMITH_Set (1UL)
- #define SAADC_INTENSET_STOPPED_Pos (5UL)
- #define SAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos)
- #define SAADC_INTENSET_STOPPED_Disabled (0UL)
- #define SAADC_INTENSET_STOPPED_Enabled (1UL)
- #define SAADC_INTENSET_STOPPED_Set (1UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos)
- #define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Set (1UL)
- #define SAADC_INTENSET_RESULTDONE_Pos (3UL)
- #define SAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos)
- #define SAADC_INTENSET_RESULTDONE_Disabled (0UL)
- #define SAADC_INTENSET_RESULTDONE_Enabled (1UL)
- #define SAADC_INTENSET_RESULTDONE_Set (1UL)
- #define SAADC_INTENSET_DONE_Pos (2UL)
- #define SAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos)
- #define SAADC_INTENSET_DONE_Disabled (0UL)
- #define SAADC_INTENSET_DONE_Enabled (1UL)
- #define SAADC_INTENSET_DONE_Set (1UL)
- #define SAADC_INTENSET_END_Pos (1UL)
- #define SAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos)
- #define SAADC_INTENSET_END_Disabled (0UL)
- #define SAADC_INTENSET_END_Enabled (1UL)
- #define SAADC_INTENSET_END_Set (1UL)
- #define SAADC_INTENSET_STARTED_Pos (0UL)
- #define SAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos)
- #define SAADC_INTENSET_STARTED_Disabled (0UL)
- #define SAADC_INTENSET_STARTED_Enabled (1UL)
- #define SAADC_INTENSET_STARTED_Set (1UL)
- #define SAADC_INTENCLR_CH7LIMITL_Pos (21UL)
- #define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos)
- #define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH7LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH7LIMITH_Pos (20UL)
- #define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos)
- #define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH7LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH6LIMITL_Pos (19UL)
- #define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos)
- #define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH6LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH6LIMITH_Pos (18UL)
- #define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos)
- #define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH6LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH5LIMITL_Pos (17UL)
- #define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos)
- #define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH5LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH5LIMITH_Pos (16UL)
- #define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos)
- #define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH5LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH4LIMITL_Pos (15UL)
- #define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos)
- #define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH4LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH4LIMITH_Pos (14UL)
- #define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos)
- #define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH4LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH3LIMITL_Pos (13UL)
- #define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos)
- #define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH3LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH3LIMITH_Pos (12UL)
- #define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos)
- #define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH3LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH2LIMITL_Pos (11UL)
- #define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos)
- #define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH2LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH2LIMITH_Pos (10UL)
- #define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos)
- #define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH2LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH1LIMITL_Pos (9UL)
- #define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos)
- #define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH1LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH1LIMITH_Pos (8UL)
- #define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos)
- #define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH1LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH0LIMITL_Pos (7UL)
- #define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos)
- #define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH0LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH0LIMITH_Pos (6UL)
- #define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos)
- #define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH0LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_STOPPED_Pos (5UL)
- #define SAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos)
- #define SAADC_INTENCLR_STOPPED_Disabled (0UL)
- #define SAADC_INTENCLR_STOPPED_Enabled (1UL)
- #define SAADC_INTENCLR_STOPPED_Clear (1UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos)
- #define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL)
- #define SAADC_INTENCLR_RESULTDONE_Pos (3UL)
- #define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos)
- #define SAADC_INTENCLR_RESULTDONE_Disabled (0UL)
- #define SAADC_INTENCLR_RESULTDONE_Enabled (1UL)
- #define SAADC_INTENCLR_RESULTDONE_Clear (1UL)
- #define SAADC_INTENCLR_DONE_Pos (2UL)
- #define SAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos)
- #define SAADC_INTENCLR_DONE_Disabled (0UL)
- #define SAADC_INTENCLR_DONE_Enabled (1UL)
- #define SAADC_INTENCLR_DONE_Clear (1UL)
- #define SAADC_INTENCLR_END_Pos (1UL)
- #define SAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos)
- #define SAADC_INTENCLR_END_Disabled (0UL)
- #define SAADC_INTENCLR_END_Enabled (1UL)
- #define SAADC_INTENCLR_END_Clear (1UL)
- #define SAADC_INTENCLR_STARTED_Pos (0UL)
- #define SAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos)
- #define SAADC_INTENCLR_STARTED_Disabled (0UL)
- #define SAADC_INTENCLR_STARTED_Enabled (1UL)
- #define SAADC_INTENCLR_STARTED_Clear (1UL)
- #define SAADC_STATUS_STATUS_Pos (0UL)
- #define SAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos)
- #define SAADC_STATUS_STATUS_Ready (0UL)
- #define SAADC_STATUS_STATUS_Busy (1UL)
- #define SAADC_ENABLE_ENABLE_Pos (0UL)
- #define SAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos)
- #define SAADC_ENABLE_ENABLE_Disabled (0UL)
- #define SAADC_ENABLE_ENABLE_Enabled (1UL)
- #define SAADC_CH_PSELP_PSELP_Pos (0UL)
- #define SAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos)
- #define SAADC_CH_PSELP_PSELP_NC (0UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL)
- #define SAADC_CH_PSELP_PSELP_VDD (9UL)
- #define SAADC_CH_PSELN_PSELN_Pos (0UL)
- #define SAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos)
- #define SAADC_CH_PSELN_PSELN_NC (0UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL)
- #define SAADC_CH_PSELN_PSELN_VDD (9UL)
- #define SAADC_CH_CONFIG_BURST_Pos (24UL)
- #define SAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos)
- #define SAADC_CH_CONFIG_BURST_Disabled (0UL)
- #define SAADC_CH_CONFIG_BURST_Enabled (1UL)
- #define SAADC_CH_CONFIG_MODE_Pos (20UL)
- #define SAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos)
- #define SAADC_CH_CONFIG_MODE_SE (0UL)
- #define SAADC_CH_CONFIG_MODE_Diff (1UL)
- #define SAADC_CH_CONFIG_TACQ_Pos (16UL)
- #define SAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos)
- #define SAADC_CH_CONFIG_TACQ_3us (0UL)
- #define SAADC_CH_CONFIG_TACQ_5us (1UL)
- #define SAADC_CH_CONFIG_TACQ_10us (2UL)
- #define SAADC_CH_CONFIG_TACQ_15us (3UL)
- #define SAADC_CH_CONFIG_TACQ_20us (4UL)
- #define SAADC_CH_CONFIG_TACQ_40us (5UL)
- #define SAADC_CH_CONFIG_REFSEL_Pos (12UL)
- #define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos)
- #define SAADC_CH_CONFIG_REFSEL_Internal (0UL)
- #define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL)
- #define SAADC_CH_CONFIG_GAIN_Pos (8UL)
- #define SAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos)
- #define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1 (5UL)
- #define SAADC_CH_CONFIG_GAIN_Gain2 (6UL)
- #define SAADC_CH_CONFIG_GAIN_Gain4 (7UL)
- #define SAADC_CH_CONFIG_RESN_Pos (4UL)
- #define SAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos)
- #define SAADC_CH_CONFIG_RESN_Bypass (0UL)
- #define SAADC_CH_CONFIG_RESN_Pulldown (1UL)
- #define SAADC_CH_CONFIG_RESN_Pullup (2UL)
- #define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL)
- #define SAADC_CH_CONFIG_RESP_Pos (0UL)
- #define SAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos)
- #define SAADC_CH_CONFIG_RESP_Bypass (0UL)
- #define SAADC_CH_CONFIG_RESP_Pulldown (1UL)
- #define SAADC_CH_CONFIG_RESP_Pullup (2UL)
- #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL)
- #define SAADC_CH_LIMIT_HIGH_Pos (16UL)
- #define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos)
- #define SAADC_CH_LIMIT_LOW_Pos (0UL)
- #define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos)
- #define SAADC_RESOLUTION_VAL_Pos (0UL)
- #define SAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos)
- #define SAADC_RESOLUTION_VAL_8bit (0UL)
- #define SAADC_RESOLUTION_VAL_10bit (1UL)
- #define SAADC_RESOLUTION_VAL_12bit (2UL)
- #define SAADC_RESOLUTION_VAL_14bit (3UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL)
- #define SAADC_SAMPLERATE_MODE_Pos (12UL)
- #define SAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos)
- #define SAADC_SAMPLERATE_MODE_Task (0UL)
- #define SAADC_SAMPLERATE_MODE_Timers (1UL)
- #define SAADC_SAMPLERATE_CC_Pos (0UL)
- #define SAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos)
- #define SAADC_RESULT_PTR_PTR_Pos (0UL)
- #define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos)
- #define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL)
- #define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos)
- #define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL)
- #define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos)
- #define SPI_EVENTS_READY_EVENTS_READY_Pos (0UL)
- #define SPI_EVENTS_READY_EVENTS_READY_Msk (0x1UL << SPI_EVENTS_READY_EVENTS_READY_Pos)
- #define SPI_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
- #define SPI_EVENTS_READY_EVENTS_READY_Generated (1UL)
- #define SPI_INTENSET_READY_Pos (2UL)
- #define SPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos)
- #define SPI_INTENSET_READY_Disabled (0UL)
- #define SPI_INTENSET_READY_Enabled (1UL)
- #define SPI_INTENSET_READY_Set (1UL)
- #define SPI_INTENCLR_READY_Pos (2UL)
- #define SPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos)
- #define SPI_INTENCLR_READY_Disabled (0UL)
- #define SPI_INTENCLR_READY_Enabled (1UL)
- #define SPI_INTENCLR_READY_Clear (1UL)
- #define SPI_ENABLE_ENABLE_Pos (0UL)
- #define SPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos)
- #define SPI_ENABLE_ENABLE_Disabled (0UL)
- #define SPI_ENABLE_ENABLE_Enabled (1UL)
- #define SPI_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPI_PSEL_SCK_CONNECT_Msk (0x1UL << SPI_PSEL_SCK_CONNECT_Pos)
- #define SPI_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPI_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPI_PSEL_SCK_PIN_Pos (0UL)
- #define SPI_PSEL_SCK_PIN_Msk (0x1FUL << SPI_PSEL_SCK_PIN_Pos)
- #define SPI_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPI_PSEL_MOSI_CONNECT_Msk (0x1UL << SPI_PSEL_MOSI_CONNECT_Pos)
- #define SPI_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPI_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPI_PSEL_MOSI_PIN_Pos (0UL)
- #define SPI_PSEL_MOSI_PIN_Msk (0x1FUL << SPI_PSEL_MOSI_PIN_Pos)
- #define SPI_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPI_PSEL_MISO_CONNECT_Msk (0x1UL << SPI_PSEL_MISO_CONNECT_Pos)
- #define SPI_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPI_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPI_PSEL_MISO_PIN_Pos (0UL)
- #define SPI_PSEL_MISO_PIN_Msk (0x1FUL << SPI_PSEL_MISO_PIN_Pos)
- #define SPI_RXD_RXD_Pos (0UL)
- #define SPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos)
- #define SPI_TXD_TXD_Pos (0UL)
- #define SPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos)
- #define SPI_FREQUENCY_FREQUENCY_Pos (0UL)
- #define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos)
- #define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
- #define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
- #define SPI_CONFIG_CPOL_Pos (2UL)
- #define SPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos)
- #define SPI_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPI_CONFIG_CPOL_ActiveLow (1UL)
- #define SPI_CONFIG_CPHA_Pos (1UL)
- #define SPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos)
- #define SPI_CONFIG_CPHA_Leading (0UL)
- #define SPI_CONFIG_CPHA_Trailing (1UL)
- #define SPI_CONFIG_ORDER_Pos (0UL)
- #define SPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos)
- #define SPI_CONFIG_ORDER_MsbFirst (0UL)
- #define SPI_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIM_TASKS_START_TASKS_START_Pos (0UL)
- #define SPIM_TASKS_START_TASKS_START_Msk (0x1UL << SPIM_TASKS_START_TASKS_START_Pos)
- #define SPIM_TASKS_START_TASKS_START_Trigger (1UL)
- #define SPIM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define SPIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << SPIM_TASKS_STOP_TASKS_STOP_Pos)
- #define SPIM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define SPIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define SPIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << SPIM_TASKS_RESUME_TASKS_RESUME_Pos)
- #define SPIM_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
- #define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
- #define SPIM_EVENTS_END_EVENTS_END_Pos (0UL)
- #define SPIM_EVENTS_END_EVENTS_END_Msk (0x1UL << SPIM_EVENTS_END_EVENTS_END_Pos)
- #define SPIM_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define SPIM_EVENTS_END_EVENTS_END_Generated (1UL)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL << SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_NotGenerated (0UL)
- #define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Generated (1UL)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
- #define SPIM_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
- #define SPIM_SHORTS_END_START_Pos (17UL)
- #define SPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos)
- #define SPIM_SHORTS_END_START_Disabled (0UL)
- #define SPIM_SHORTS_END_START_Enabled (1UL)
- #define SPIM_INTENSET_STARTED_Pos (19UL)
- #define SPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos)
- #define SPIM_INTENSET_STARTED_Disabled (0UL)
- #define SPIM_INTENSET_STARTED_Enabled (1UL)
- #define SPIM_INTENSET_STARTED_Set (1UL)
- #define SPIM_INTENSET_ENDTX_Pos (8UL)
- #define SPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos)
- #define SPIM_INTENSET_ENDTX_Disabled (0UL)
- #define SPIM_INTENSET_ENDTX_Enabled (1UL)
- #define SPIM_INTENSET_ENDTX_Set (1UL)
- #define SPIM_INTENSET_END_Pos (6UL)
- #define SPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos)
- #define SPIM_INTENSET_END_Disabled (0UL)
- #define SPIM_INTENSET_END_Enabled (1UL)
- #define SPIM_INTENSET_END_Set (1UL)
- #define SPIM_INTENSET_ENDRX_Pos (4UL)
- #define SPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos)
- #define SPIM_INTENSET_ENDRX_Disabled (0UL)
- #define SPIM_INTENSET_ENDRX_Enabled (1UL)
- #define SPIM_INTENSET_ENDRX_Set (1UL)
- #define SPIM_INTENSET_STOPPED_Pos (1UL)
- #define SPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos)
- #define SPIM_INTENSET_STOPPED_Disabled (0UL)
- #define SPIM_INTENSET_STOPPED_Enabled (1UL)
- #define SPIM_INTENSET_STOPPED_Set (1UL)
- #define SPIM_INTENCLR_STARTED_Pos (19UL)
- #define SPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos)
- #define SPIM_INTENCLR_STARTED_Disabled (0UL)
- #define SPIM_INTENCLR_STARTED_Enabled (1UL)
- #define SPIM_INTENCLR_STARTED_Clear (1UL)
- #define SPIM_INTENCLR_ENDTX_Pos (8UL)
- #define SPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos)
- #define SPIM_INTENCLR_ENDTX_Disabled (0UL)
- #define SPIM_INTENCLR_ENDTX_Enabled (1UL)
- #define SPIM_INTENCLR_ENDTX_Clear (1UL)
- #define SPIM_INTENCLR_END_Pos (6UL)
- #define SPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos)
- #define SPIM_INTENCLR_END_Disabled (0UL)
- #define SPIM_INTENCLR_END_Enabled (1UL)
- #define SPIM_INTENCLR_END_Clear (1UL)
- #define SPIM_INTENCLR_ENDRX_Pos (4UL)
- #define SPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos)
- #define SPIM_INTENCLR_ENDRX_Disabled (0UL)
- #define SPIM_INTENCLR_ENDRX_Enabled (1UL)
- #define SPIM_INTENCLR_ENDRX_Clear (1UL)
- #define SPIM_INTENCLR_STOPPED_Pos (1UL)
- #define SPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos)
- #define SPIM_INTENCLR_STOPPED_Disabled (0UL)
- #define SPIM_INTENCLR_STOPPED_Enabled (1UL)
- #define SPIM_INTENCLR_STOPPED_Clear (1UL)
- #define SPIM_ENABLE_ENABLE_Pos (0UL)
- #define SPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos)
- #define SPIM_ENABLE_ENABLE_Disabled (0UL)
- #define SPIM_ENABLE_ENABLE_Enabled (7UL)
- #define SPIM_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos)
- #define SPIM_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_SCK_PIN_Pos (0UL)
- #define SPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos)
- #define SPIM_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos)
- #define SPIM_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_MOSI_PIN_Pos (0UL)
- #define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos)
- #define SPIM_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos)
- #define SPIM_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_MISO_PIN_Pos (0UL)
- #define SPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos)
- #define SPIM_FREQUENCY_FREQUENCY_Pos (0UL)
- #define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos)
- #define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
- #define SPIM_RXD_PTR_PTR_Pos (0UL)
- #define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos)
- #define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIM_RXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos)
- #define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIM_RXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos)
- #define SPIM_RXD_LIST_LIST_Pos (0UL)
- #define SPIM_RXD_LIST_LIST_Msk (0x3UL << SPIM_RXD_LIST_LIST_Pos)
- #define SPIM_RXD_LIST_LIST_Disabled (0UL)
- #define SPIM_RXD_LIST_LIST_ArrayList (1UL)
- #define SPIM_TXD_PTR_PTR_Pos (0UL)
- #define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos)
- #define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIM_TXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos)
- #define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIM_TXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos)
- #define SPIM_TXD_LIST_LIST_Pos (0UL)
- #define SPIM_TXD_LIST_LIST_Msk (0x3UL << SPIM_TXD_LIST_LIST_Pos)
- #define SPIM_TXD_LIST_LIST_Disabled (0UL)
- #define SPIM_TXD_LIST_LIST_ArrayList (1UL)
- #define SPIM_CONFIG_CPOL_Pos (2UL)
- #define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos)
- #define SPIM_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPIM_CONFIG_CPOL_ActiveLow (1UL)
- #define SPIM_CONFIG_CPHA_Pos (1UL)
- #define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos)
- #define SPIM_CONFIG_CPHA_Leading (0UL)
- #define SPIM_CONFIG_CPHA_Trailing (1UL)
- #define SPIM_CONFIG_ORDER_Pos (0UL)
- #define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos)
- #define SPIM_CONFIG_ORDER_MsbFirst (0UL)
- #define SPIM_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIM_ORC_ORC_Pos (0UL)
- #define SPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos)
- #define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos (0UL)
- #define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Msk (0x1UL << SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos)
- #define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Trigger (1UL)
- #define SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos (0UL)
- #define SPIS_TASKS_RELEASE_TASKS_RELEASE_Msk (0x1UL << SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos)
- #define SPIS_TASKS_RELEASE_TASKS_RELEASE_Trigger (1UL)
- #define SPIS_EVENTS_END_EVENTS_END_Pos (0UL)
- #define SPIS_EVENTS_END_EVENTS_END_Msk (0x1UL << SPIS_EVENTS_END_EVENTS_END_Pos)
- #define SPIS_EVENTS_END_EVENTS_END_NotGenerated (0UL)
- #define SPIS_EVENTS_END_EVENTS_END_Generated (1UL)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
- #define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos (0UL)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Msk (0x1UL << SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_NotGenerated (0UL)
- #define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Generated (1UL)
- #define SPIS_SHORTS_END_ACQUIRE_Pos (2UL)
- #define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos)
- #define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL)
- #define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL)
- #define SPIS_INTENSET_ACQUIRED_Pos (10UL)
- #define SPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos)
- #define SPIS_INTENSET_ACQUIRED_Disabled (0UL)
- #define SPIS_INTENSET_ACQUIRED_Enabled (1UL)
- #define SPIS_INTENSET_ACQUIRED_Set (1UL)
- #define SPIS_INTENSET_ENDRX_Pos (4UL)
- #define SPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos)
- #define SPIS_INTENSET_ENDRX_Disabled (0UL)
- #define SPIS_INTENSET_ENDRX_Enabled (1UL)
- #define SPIS_INTENSET_ENDRX_Set (1UL)
- #define SPIS_INTENSET_END_Pos (1UL)
- #define SPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos)
- #define SPIS_INTENSET_END_Disabled (0UL)
- #define SPIS_INTENSET_END_Enabled (1UL)
- #define SPIS_INTENSET_END_Set (1UL)
- #define SPIS_INTENCLR_ACQUIRED_Pos (10UL)
- #define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos)
- #define SPIS_INTENCLR_ACQUIRED_Disabled (0UL)
- #define SPIS_INTENCLR_ACQUIRED_Enabled (1UL)
- #define SPIS_INTENCLR_ACQUIRED_Clear (1UL)
- #define SPIS_INTENCLR_ENDRX_Pos (4UL)
- #define SPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos)
- #define SPIS_INTENCLR_ENDRX_Disabled (0UL)
- #define SPIS_INTENCLR_ENDRX_Enabled (1UL)
- #define SPIS_INTENCLR_ENDRX_Clear (1UL)
- #define SPIS_INTENCLR_END_Pos (1UL)
- #define SPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos)
- #define SPIS_INTENCLR_END_Disabled (0UL)
- #define SPIS_INTENCLR_END_Enabled (1UL)
- #define SPIS_INTENCLR_END_Clear (1UL)
- #define SPIS_SEMSTAT_SEMSTAT_Pos (0UL)
- #define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos)
- #define SPIS_SEMSTAT_SEMSTAT_Free (0UL)
- #define SPIS_SEMSTAT_SEMSTAT_CPU (1UL)
- #define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL)
- #define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL)
- #define SPIS_STATUS_OVERFLOW_Pos (1UL)
- #define SPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos)
- #define SPIS_STATUS_OVERFLOW_NotPresent (0UL)
- #define SPIS_STATUS_OVERFLOW_Present (1UL)
- #define SPIS_STATUS_OVERFLOW_Clear (1UL)
- #define SPIS_STATUS_OVERREAD_Pos (0UL)
- #define SPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos)
- #define SPIS_STATUS_OVERREAD_NotPresent (0UL)
- #define SPIS_STATUS_OVERREAD_Present (1UL)
- #define SPIS_STATUS_OVERREAD_Clear (1UL)
- #define SPIS_ENABLE_ENABLE_Pos (0UL)
- #define SPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos)
- #define SPIS_ENABLE_ENABLE_Disabled (0UL)
- #define SPIS_ENABLE_ENABLE_Enabled (2UL)
- #define SPIS_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos)
- #define SPIS_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_SCK_PIN_Pos (0UL)
- #define SPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos)
- #define SPIS_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos)
- #define SPIS_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_MISO_PIN_Pos (0UL)
- #define SPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos)
- #define SPIS_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos)
- #define SPIS_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_MOSI_PIN_Pos (0UL)
- #define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos)
- #define SPIS_PSEL_CSN_CONNECT_Pos (31UL)
- #define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos)
- #define SPIS_PSEL_CSN_CONNECT_Connected (0UL)
- #define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_CSN_PIN_Pos (0UL)
- #define SPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos)
- #define SPIS_RXD_PTR_PTR_Pos (0UL)
- #define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos)
- #define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIS_RXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos)
- #define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIS_RXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos)
- #define SPIS_RXD_LIST_LIST_Pos (0UL)
- #define SPIS_RXD_LIST_LIST_Msk (0x3UL << SPIS_RXD_LIST_LIST_Pos)
- #define SPIS_RXD_LIST_LIST_Disabled (0UL)
- #define SPIS_RXD_LIST_LIST_ArrayList (1UL)
- #define SPIS_TXD_PTR_PTR_Pos (0UL)
- #define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos)
- #define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIS_TXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos)
- #define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIS_TXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos)
- #define SPIS_TXD_LIST_LIST_Pos (0UL)
- #define SPIS_TXD_LIST_LIST_Msk (0x3UL << SPIS_TXD_LIST_LIST_Pos)
- #define SPIS_TXD_LIST_LIST_Disabled (0UL)
- #define SPIS_TXD_LIST_LIST_ArrayList (1UL)
- #define SPIS_CONFIG_CPOL_Pos (2UL)
- #define SPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos)
- #define SPIS_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPIS_CONFIG_CPOL_ActiveLow (1UL)
- #define SPIS_CONFIG_CPHA_Pos (1UL)
- #define SPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos)
- #define SPIS_CONFIG_CPHA_Leading (0UL)
- #define SPIS_CONFIG_CPHA_Trailing (1UL)
- #define SPIS_CONFIG_ORDER_Pos (0UL)
- #define SPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos)
- #define SPIS_CONFIG_ORDER_MsbFirst (0UL)
- #define SPIS_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIS_DEF_DEF_Pos (0UL)
- #define SPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos)
- #define SPIS_ORC_ORC_Pos (0UL)
- #define SPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos)
- #define TEMP_TASKS_START_TASKS_START_Pos (0UL)
- #define TEMP_TASKS_START_TASKS_START_Msk (0x1UL << TEMP_TASKS_START_TASKS_START_Pos)
- #define TEMP_TASKS_START_TASKS_START_Trigger (1UL)
- #define TEMP_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TEMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TEMP_TASKS_STOP_TASKS_STOP_Pos)
- #define TEMP_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos (0UL)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Msk (0x1UL << TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_NotGenerated (0UL)
- #define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Generated (1UL)
- #define TEMP_INTENSET_DATARDY_Pos (0UL)
- #define TEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos)
- #define TEMP_INTENSET_DATARDY_Disabled (0UL)
- #define TEMP_INTENSET_DATARDY_Enabled (1UL)
- #define TEMP_INTENSET_DATARDY_Set (1UL)
- #define TEMP_INTENCLR_DATARDY_Pos (0UL)
- #define TEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos)
- #define TEMP_INTENCLR_DATARDY_Disabled (0UL)
- #define TEMP_INTENCLR_DATARDY_Enabled (1UL)
- #define TEMP_INTENCLR_DATARDY_Clear (1UL)
- #define TEMP_TEMP_TEMP_Pos (0UL)
- #define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos)
- #define TEMP_A0_A0_Pos (0UL)
- #define TEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos)
- #define TEMP_A1_A1_Pos (0UL)
- #define TEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos)
- #define TEMP_A2_A2_Pos (0UL)
- #define TEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos)
- #define TEMP_A3_A3_Pos (0UL)
- #define TEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos)
- #define TEMP_A4_A4_Pos (0UL)
- #define TEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos)
- #define TEMP_A5_A5_Pos (0UL)
- #define TEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos)
- #define TEMP_B0_B0_Pos (0UL)
- #define TEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos)
- #define TEMP_B1_B1_Pos (0UL)
- #define TEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos)
- #define TEMP_B2_B2_Pos (0UL)
- #define TEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos)
- #define TEMP_B3_B3_Pos (0UL)
- #define TEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos)
- #define TEMP_B4_B4_Pos (0UL)
- #define TEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos)
- #define TEMP_B5_B5_Pos (0UL)
- #define TEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos)
- #define TEMP_T0_T0_Pos (0UL)
- #define TEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos)
- #define TEMP_T1_T1_Pos (0UL)
- #define TEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos)
- #define TEMP_T2_T2_Pos (0UL)
- #define TEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos)
- #define TEMP_T3_T3_Pos (0UL)
- #define TEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos)
- #define TEMP_T4_T4_Pos (0UL)
- #define TEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos)
- #define TIMER_TASKS_START_TASKS_START_Pos (0UL)
- #define TIMER_TASKS_START_TASKS_START_Msk (0x1UL << TIMER_TASKS_START_TASKS_START_Pos)
- #define TIMER_TASKS_START_TASKS_START_Trigger (1UL)
- #define TIMER_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TIMER_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TIMER_TASKS_STOP_TASKS_STOP_Pos)
- #define TIMER_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TIMER_TASKS_COUNT_TASKS_COUNT_Pos (0UL)
- #define TIMER_TASKS_COUNT_TASKS_COUNT_Msk (0x1UL << TIMER_TASKS_COUNT_TASKS_COUNT_Pos)
- #define TIMER_TASKS_COUNT_TASKS_COUNT_Trigger (1UL)
- #define TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL)
- #define TIMER_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL << TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos)
- #define TIMER_TASKS_CLEAR_TASKS_CLEAR_Trigger (1UL)
- #define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos (0UL)
- #define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Msk (0x1UL << TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos)
- #define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Trigger (1UL)
- #define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos (0UL)
- #define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Msk (0x1UL << TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos)
- #define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Trigger (1UL)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL << TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_NotGenerated (0UL)
- #define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Generated (1UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos)
- #define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos)
- #define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos)
- #define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos)
- #define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos)
- #define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos)
- #define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE5_Pos (21UL)
- #define TIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos)
- #define TIMER_INTENSET_COMPARE5_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE5_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE5_Set (1UL)
- #define TIMER_INTENSET_COMPARE4_Pos (20UL)
- #define TIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos)
- #define TIMER_INTENSET_COMPARE4_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE4_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE4_Set (1UL)
- #define TIMER_INTENSET_COMPARE3_Pos (19UL)
- #define TIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos)
- #define TIMER_INTENSET_COMPARE3_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE3_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE3_Set (1UL)
- #define TIMER_INTENSET_COMPARE2_Pos (18UL)
- #define TIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos)
- #define TIMER_INTENSET_COMPARE2_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE2_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE2_Set (1UL)
- #define TIMER_INTENSET_COMPARE1_Pos (17UL)
- #define TIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos)
- #define TIMER_INTENSET_COMPARE1_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE1_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE1_Set (1UL)
- #define TIMER_INTENSET_COMPARE0_Pos (16UL)
- #define TIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos)
- #define TIMER_INTENSET_COMPARE0_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE0_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE0_Set (1UL)
- #define TIMER_INTENCLR_COMPARE5_Pos (21UL)
- #define TIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos)
- #define TIMER_INTENCLR_COMPARE5_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE5_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE5_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE4_Pos (20UL)
- #define TIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos)
- #define TIMER_INTENCLR_COMPARE4_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE4_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE4_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE3_Pos (19UL)
- #define TIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos)
- #define TIMER_INTENCLR_COMPARE3_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE3_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE3_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE2_Pos (18UL)
- #define TIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos)
- #define TIMER_INTENCLR_COMPARE2_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE2_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE2_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE1_Pos (17UL)
- #define TIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos)
- #define TIMER_INTENCLR_COMPARE1_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE1_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE1_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE0_Pos (16UL)
- #define TIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos)
- #define TIMER_INTENCLR_COMPARE0_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE0_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE0_Clear (1UL)
- #define TIMER_MODE_MODE_Pos (0UL)
- #define TIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos)
- #define TIMER_MODE_MODE_Timer (0UL)
- #define TIMER_MODE_MODE_Counter (1UL)
- #define TIMER_MODE_MODE_LowPowerCounter (2UL)
- #define TIMER_BITMODE_BITMODE_Pos (0UL)
- #define TIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos)
- #define TIMER_BITMODE_BITMODE_16Bit (0UL)
- #define TIMER_BITMODE_BITMODE_08Bit (1UL)
- #define TIMER_BITMODE_BITMODE_24Bit (2UL)
- #define TIMER_BITMODE_BITMODE_32Bit (3UL)
- #define TIMER_PRESCALER_PRESCALER_Pos (0UL)
- #define TIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos)
- #define TIMER_CC_CC_Pos (0UL)
- #define TIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos)
- #define TWI_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define TWI_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << TWI_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define TWI_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define TWI_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define TWI_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << TWI_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define TWI_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define TWI_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TWI_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWI_TASKS_STOP_TASKS_STOP_Pos)
- #define TWI_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWI_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define TWI_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define TWI_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWI_TASKS_RESUME_TASKS_RESUME_Pos)
- #define TWI_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWI_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Pos (0UL)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Msk (0x1UL << TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Pos)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_NotGenerated (0UL)
- #define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Generated (1UL)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Pos (0UL)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Msk (0x1UL << TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Pos)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_NotGenerated (0UL)
- #define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Generated (1UL)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWI_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define TWI_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define TWI_EVENTS_BB_EVENTS_BB_Pos (0UL)
- #define TWI_EVENTS_BB_EVENTS_BB_Msk (0x1UL << TWI_EVENTS_BB_EVENTS_BB_Pos)
- #define TWI_EVENTS_BB_EVENTS_BB_NotGenerated (0UL)
- #define TWI_EVENTS_BB_EVENTS_BB_Generated (1UL)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos (0UL)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk (0x1UL << TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_NotGenerated (0UL)
- #define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Generated (1UL)
- #define TWI_SHORTS_BB_STOP_Pos (1UL)
- #define TWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos)
- #define TWI_SHORTS_BB_STOP_Disabled (0UL)
- #define TWI_SHORTS_BB_STOP_Enabled (1UL)
- #define TWI_SHORTS_BB_SUSPEND_Pos (0UL)
- #define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos)
- #define TWI_SHORTS_BB_SUSPEND_Disabled (0UL)
- #define TWI_SHORTS_BB_SUSPEND_Enabled (1UL)
- #define TWI_INTENSET_SUSPENDED_Pos (18UL)
- #define TWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos)
- #define TWI_INTENSET_SUSPENDED_Disabled (0UL)
- #define TWI_INTENSET_SUSPENDED_Enabled (1UL)
- #define TWI_INTENSET_SUSPENDED_Set (1UL)
- #define TWI_INTENSET_BB_Pos (14UL)
- #define TWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos)
- #define TWI_INTENSET_BB_Disabled (0UL)
- #define TWI_INTENSET_BB_Enabled (1UL)
- #define TWI_INTENSET_BB_Set (1UL)
- #define TWI_INTENSET_ERROR_Pos (9UL)
- #define TWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos)
- #define TWI_INTENSET_ERROR_Disabled (0UL)
- #define TWI_INTENSET_ERROR_Enabled (1UL)
- #define TWI_INTENSET_ERROR_Set (1UL)
- #define TWI_INTENSET_TXDSENT_Pos (7UL)
- #define TWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos)
- #define TWI_INTENSET_TXDSENT_Disabled (0UL)
- #define TWI_INTENSET_TXDSENT_Enabled (1UL)
- #define TWI_INTENSET_TXDSENT_Set (1UL)
- #define TWI_INTENSET_RXDREADY_Pos (2UL)
- #define TWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos)
- #define TWI_INTENSET_RXDREADY_Disabled (0UL)
- #define TWI_INTENSET_RXDREADY_Enabled (1UL)
- #define TWI_INTENSET_RXDREADY_Set (1UL)
- #define TWI_INTENSET_STOPPED_Pos (1UL)
- #define TWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos)
- #define TWI_INTENSET_STOPPED_Disabled (0UL)
- #define TWI_INTENSET_STOPPED_Enabled (1UL)
- #define TWI_INTENSET_STOPPED_Set (1UL)
- #define TWI_INTENCLR_SUSPENDED_Pos (18UL)
- #define TWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos)
- #define TWI_INTENCLR_SUSPENDED_Disabled (0UL)
- #define TWI_INTENCLR_SUSPENDED_Enabled (1UL)
- #define TWI_INTENCLR_SUSPENDED_Clear (1UL)
- #define TWI_INTENCLR_BB_Pos (14UL)
- #define TWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos)
- #define TWI_INTENCLR_BB_Disabled (0UL)
- #define TWI_INTENCLR_BB_Enabled (1UL)
- #define TWI_INTENCLR_BB_Clear (1UL)
- #define TWI_INTENCLR_ERROR_Pos (9UL)
- #define TWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos)
- #define TWI_INTENCLR_ERROR_Disabled (0UL)
- #define TWI_INTENCLR_ERROR_Enabled (1UL)
- #define TWI_INTENCLR_ERROR_Clear (1UL)
- #define TWI_INTENCLR_TXDSENT_Pos (7UL)
- #define TWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos)
- #define TWI_INTENCLR_TXDSENT_Disabled (0UL)
- #define TWI_INTENCLR_TXDSENT_Enabled (1UL)
- #define TWI_INTENCLR_TXDSENT_Clear (1UL)
- #define TWI_INTENCLR_RXDREADY_Pos (2UL)
- #define TWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos)
- #define TWI_INTENCLR_RXDREADY_Disabled (0UL)
- #define TWI_INTENCLR_RXDREADY_Enabled (1UL)
- #define TWI_INTENCLR_RXDREADY_Clear (1UL)
- #define TWI_INTENCLR_STOPPED_Pos (1UL)
- #define TWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos)
- #define TWI_INTENCLR_STOPPED_Disabled (0UL)
- #define TWI_INTENCLR_STOPPED_Enabled (1UL)
- #define TWI_INTENCLR_STOPPED_Clear (1UL)
- #define TWI_ERRORSRC_DNACK_Pos (2UL)
- #define TWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos)
- #define TWI_ERRORSRC_DNACK_NotPresent (0UL)
- #define TWI_ERRORSRC_DNACK_Present (1UL)
- #define TWI_ERRORSRC_ANACK_Pos (1UL)
- #define TWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos)
- #define TWI_ERRORSRC_ANACK_NotPresent (0UL)
- #define TWI_ERRORSRC_ANACK_Present (1UL)
- #define TWI_ERRORSRC_OVERRUN_Pos (0UL)
- #define TWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos)
- #define TWI_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define TWI_ERRORSRC_OVERRUN_Present (1UL)
- #define TWI_ENABLE_ENABLE_Pos (0UL)
- #define TWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos)
- #define TWI_ENABLE_ENABLE_Disabled (0UL)
- #define TWI_ENABLE_ENABLE_Enabled (5UL)
- #define TWI_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWI_PSEL_SCL_CONNECT_Msk (0x1UL << TWI_PSEL_SCL_CONNECT_Pos)
- #define TWI_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWI_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWI_PSEL_SCL_PIN_Pos (0UL)
- #define TWI_PSEL_SCL_PIN_Msk (0x1FUL << TWI_PSEL_SCL_PIN_Pos)
- #define TWI_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWI_PSEL_SDA_CONNECT_Msk (0x1UL << TWI_PSEL_SDA_CONNECT_Pos)
- #define TWI_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWI_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWI_PSEL_SDA_PIN_Pos (0UL)
- #define TWI_PSEL_SDA_PIN_Msk (0x1FUL << TWI_PSEL_SDA_PIN_Pos)
- #define TWI_RXD_RXD_Pos (0UL)
- #define TWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos)
- #define TWI_TXD_TXD_Pos (0UL)
- #define TWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos)
- #define TWI_FREQUENCY_FREQUENCY_Pos (0UL)
- #define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos)
- #define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
- #define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL)
- #define TWI_ADDRESS_ADDRESS_Pos (0UL)
- #define TWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos)
- #define TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define TWIM_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define TWIM_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define TWIM_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define TWIM_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define TWIM_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TWIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWIM_TASKS_STOP_TASKS_STOP_Pos)
- #define TWIM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define TWIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define TWIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWIM_TASKS_RESUME_TASKS_RESUME_Pos)
- #define TWIM_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define TWIM_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos (0UL)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk (0x1UL << TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_NotGenerated (0UL)
- #define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Generated (1UL)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
- #define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
- #define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos (0UL)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Msk (0x1UL << TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_NotGenerated (0UL)
- #define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Generated (1UL)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos (0UL)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Msk (0x1UL << TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_NotGenerated (0UL)
- #define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Generated (1UL)
- #define TWIM_SHORTS_LASTRX_STOP_Pos (12UL)
- #define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos)
- #define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Pos (11UL)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTRX_SUSPEND_Pos)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_SUSPEND_Enabled (1UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos)
- #define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_STOP_Pos (9UL)
- #define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos)
- #define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos)
- #define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL)
- #define TWIM_INTEN_LASTTX_Pos (24UL)
- #define TWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos)
- #define TWIM_INTEN_LASTTX_Disabled (0UL)
- #define TWIM_INTEN_LASTTX_Enabled (1UL)
- #define TWIM_INTEN_LASTRX_Pos (23UL)
- #define TWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos)
- #define TWIM_INTEN_LASTRX_Disabled (0UL)
- #define TWIM_INTEN_LASTRX_Enabled (1UL)
- #define TWIM_INTEN_TXSTARTED_Pos (20UL)
- #define TWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos)
- #define TWIM_INTEN_TXSTARTED_Disabled (0UL)
- #define TWIM_INTEN_TXSTARTED_Enabled (1UL)
- #define TWIM_INTEN_RXSTARTED_Pos (19UL)
- #define TWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos)
- #define TWIM_INTEN_RXSTARTED_Disabled (0UL)
- #define TWIM_INTEN_RXSTARTED_Enabled (1UL)
- #define TWIM_INTEN_SUSPENDED_Pos (18UL)
- #define TWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos)
- #define TWIM_INTEN_SUSPENDED_Disabled (0UL)
- #define TWIM_INTEN_SUSPENDED_Enabled (1UL)
- #define TWIM_INTEN_ERROR_Pos (9UL)
- #define TWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos)
- #define TWIM_INTEN_ERROR_Disabled (0UL)
- #define TWIM_INTEN_ERROR_Enabled (1UL)
- #define TWIM_INTEN_STOPPED_Pos (1UL)
- #define TWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos)
- #define TWIM_INTEN_STOPPED_Disabled (0UL)
- #define TWIM_INTEN_STOPPED_Enabled (1UL)
- #define TWIM_INTENSET_LASTTX_Pos (24UL)
- #define TWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos)
- #define TWIM_INTENSET_LASTTX_Disabled (0UL)
- #define TWIM_INTENSET_LASTTX_Enabled (1UL)
- #define TWIM_INTENSET_LASTTX_Set (1UL)
- #define TWIM_INTENSET_LASTRX_Pos (23UL)
- #define TWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos)
- #define TWIM_INTENSET_LASTRX_Disabled (0UL)
- #define TWIM_INTENSET_LASTRX_Enabled (1UL)
- #define TWIM_INTENSET_LASTRX_Set (1UL)
- #define TWIM_INTENSET_TXSTARTED_Pos (20UL)
- #define TWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos)
- #define TWIM_INTENSET_TXSTARTED_Disabled (0UL)
- #define TWIM_INTENSET_TXSTARTED_Enabled (1UL)
- #define TWIM_INTENSET_TXSTARTED_Set (1UL)
- #define TWIM_INTENSET_RXSTARTED_Pos (19UL)
- #define TWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos)
- #define TWIM_INTENSET_RXSTARTED_Disabled (0UL)
- #define TWIM_INTENSET_RXSTARTED_Enabled (1UL)
- #define TWIM_INTENSET_RXSTARTED_Set (1UL)
- #define TWIM_INTENSET_SUSPENDED_Pos (18UL)
- #define TWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos)
- #define TWIM_INTENSET_SUSPENDED_Disabled (0UL)
- #define TWIM_INTENSET_SUSPENDED_Enabled (1UL)
- #define TWIM_INTENSET_SUSPENDED_Set (1UL)
- #define TWIM_INTENSET_ERROR_Pos (9UL)
- #define TWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos)
- #define TWIM_INTENSET_ERROR_Disabled (0UL)
- #define TWIM_INTENSET_ERROR_Enabled (1UL)
- #define TWIM_INTENSET_ERROR_Set (1UL)
- #define TWIM_INTENSET_STOPPED_Pos (1UL)
- #define TWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos)
- #define TWIM_INTENSET_STOPPED_Disabled (0UL)
- #define TWIM_INTENSET_STOPPED_Enabled (1UL)
- #define TWIM_INTENSET_STOPPED_Set (1UL)
- #define TWIM_INTENCLR_LASTTX_Pos (24UL)
- #define TWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos)
- #define TWIM_INTENCLR_LASTTX_Disabled (0UL)
- #define TWIM_INTENCLR_LASTTX_Enabled (1UL)
- #define TWIM_INTENCLR_LASTTX_Clear (1UL)
- #define TWIM_INTENCLR_LASTRX_Pos (23UL)
- #define TWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos)
- #define TWIM_INTENCLR_LASTRX_Disabled (0UL)
- #define TWIM_INTENCLR_LASTRX_Enabled (1UL)
- #define TWIM_INTENCLR_LASTRX_Clear (1UL)
- #define TWIM_INTENCLR_TXSTARTED_Pos (20UL)
- #define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos)
- #define TWIM_INTENCLR_TXSTARTED_Disabled (0UL)
- #define TWIM_INTENCLR_TXSTARTED_Enabled (1UL)
- #define TWIM_INTENCLR_TXSTARTED_Clear (1UL)
- #define TWIM_INTENCLR_RXSTARTED_Pos (19UL)
- #define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos)
- #define TWIM_INTENCLR_RXSTARTED_Disabled (0UL)
- #define TWIM_INTENCLR_RXSTARTED_Enabled (1UL)
- #define TWIM_INTENCLR_RXSTARTED_Clear (1UL)
- #define TWIM_INTENCLR_SUSPENDED_Pos (18UL)
- #define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos)
- #define TWIM_INTENCLR_SUSPENDED_Disabled (0UL)
- #define TWIM_INTENCLR_SUSPENDED_Enabled (1UL)
- #define TWIM_INTENCLR_SUSPENDED_Clear (1UL)
- #define TWIM_INTENCLR_ERROR_Pos (9UL)
- #define TWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos)
- #define TWIM_INTENCLR_ERROR_Disabled (0UL)
- #define TWIM_INTENCLR_ERROR_Enabled (1UL)
- #define TWIM_INTENCLR_ERROR_Clear (1UL)
- #define TWIM_INTENCLR_STOPPED_Pos (1UL)
- #define TWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos)
- #define TWIM_INTENCLR_STOPPED_Disabled (0UL)
- #define TWIM_INTENCLR_STOPPED_Enabled (1UL)
- #define TWIM_INTENCLR_STOPPED_Clear (1UL)
- #define TWIM_ERRORSRC_DNACK_Pos (2UL)
- #define TWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos)
- #define TWIM_ERRORSRC_DNACK_NotReceived (0UL)
- #define TWIM_ERRORSRC_DNACK_Received (1UL)
- #define TWIM_ERRORSRC_ANACK_Pos (1UL)
- #define TWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos)
- #define TWIM_ERRORSRC_ANACK_NotReceived (0UL)
- #define TWIM_ERRORSRC_ANACK_Received (1UL)
- #define TWIM_ERRORSRC_OVERRUN_Pos (0UL)
- #define TWIM_ERRORSRC_OVERRUN_Msk (0x1UL << TWIM_ERRORSRC_OVERRUN_Pos)
- #define TWIM_ERRORSRC_OVERRUN_NotReceived (0UL)
- #define TWIM_ERRORSRC_OVERRUN_Received (1UL)
- #define TWIM_ENABLE_ENABLE_Pos (0UL)
- #define TWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos)
- #define TWIM_ENABLE_ENABLE_Disabled (0UL)
- #define TWIM_ENABLE_ENABLE_Enabled (6UL)
- #define TWIM_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos)
- #define TWIM_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWIM_PSEL_SCL_PIN_Pos (0UL)
- #define TWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos)
- #define TWIM_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos)
- #define TWIM_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWIM_PSEL_SDA_PIN_Pos (0UL)
- #define TWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos)
- #define TWIM_FREQUENCY_FREQUENCY_Pos (0UL)
- #define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos)
- #define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
- #define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL)
- #define TWIM_RXD_PTR_PTR_Pos (0UL)
- #define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos)
- #define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIM_RXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos)
- #define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIM_RXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos)
- #define TWIM_RXD_LIST_LIST_Pos (0UL)
- #define TWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos)
- #define TWIM_RXD_LIST_LIST_Disabled (0UL)
- #define TWIM_RXD_LIST_LIST_ArrayList (1UL)
- #define TWIM_TXD_PTR_PTR_Pos (0UL)
- #define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos)
- #define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIM_TXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos)
- #define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIM_TXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos)
- #define TWIM_TXD_LIST_LIST_Pos (0UL)
- #define TWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos)
- #define TWIM_TXD_LIST_LIST_Disabled (0UL)
- #define TWIM_TXD_LIST_LIST_ArrayList (1UL)
- #define TWIM_ADDRESS_ADDRESS_Pos (0UL)
- #define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos)
- #define TWIS_TASKS_STOP_TASKS_STOP_Pos (0UL)
- #define TWIS_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWIS_TASKS_STOP_TASKS_STOP_Pos)
- #define TWIS_TASKS_STOP_TASKS_STOP_Trigger (1UL)
- #define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define TWIS_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
- #define TWIS_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWIS_TASKS_RESUME_TASKS_RESUME_Pos)
- #define TWIS_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
- #define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos (0UL)
- #define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Msk (0x1UL << TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos)
- #define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Trigger (1UL)
- #define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos (0UL)
- #define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Msk (0x1UL << TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos)
- #define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Trigger (1UL)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
- #define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define TWIS_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
- #define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
- #define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos (0UL)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_Msk (0x1UL << TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_NotGenerated (0UL)
- #define TWIS_EVENTS_WRITE_EVENTS_WRITE_Generated (1UL)
- #define TWIS_EVENTS_READ_EVENTS_READ_Pos (0UL)
- #define TWIS_EVENTS_READ_EVENTS_READ_Msk (0x1UL << TWIS_EVENTS_READ_EVENTS_READ_Pos)
- #define TWIS_EVENTS_READ_EVENTS_READ_NotGenerated (0UL)
- #define TWIS_EVENTS_READ_EVENTS_READ_Generated (1UL)
- #define TWIS_SHORTS_READ_SUSPEND_Pos (14UL)
- #define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos)
- #define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL)
- #define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos)
- #define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL)
- #define TWIS_INTEN_READ_Pos (26UL)
- #define TWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos)
- #define TWIS_INTEN_READ_Disabled (0UL)
- #define TWIS_INTEN_READ_Enabled (1UL)
- #define TWIS_INTEN_WRITE_Pos (25UL)
- #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos)
- #define TWIS_INTEN_WRITE_Disabled (0UL)
- #define TWIS_INTEN_WRITE_Enabled (1UL)
- #define TWIS_INTEN_TXSTARTED_Pos (20UL)
- #define TWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos)
- #define TWIS_INTEN_TXSTARTED_Disabled (0UL)
- #define TWIS_INTEN_TXSTARTED_Enabled (1UL)
- #define TWIS_INTEN_RXSTARTED_Pos (19UL)
- #define TWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos)
- #define TWIS_INTEN_RXSTARTED_Disabled (0UL)
- #define TWIS_INTEN_RXSTARTED_Enabled (1UL)
- #define TWIS_INTEN_ERROR_Pos (9UL)
- #define TWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos)
- #define TWIS_INTEN_ERROR_Disabled (0UL)
- #define TWIS_INTEN_ERROR_Enabled (1UL)
- #define TWIS_INTEN_STOPPED_Pos (1UL)
- #define TWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos)
- #define TWIS_INTEN_STOPPED_Disabled (0UL)
- #define TWIS_INTEN_STOPPED_Enabled (1UL)
- #define TWIS_INTENSET_READ_Pos (26UL)
- #define TWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos)
- #define TWIS_INTENSET_READ_Disabled (0UL)
- #define TWIS_INTENSET_READ_Enabled (1UL)
- #define TWIS_INTENSET_READ_Set (1UL)
- #define TWIS_INTENSET_WRITE_Pos (25UL)
- #define TWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos)
- #define TWIS_INTENSET_WRITE_Disabled (0UL)
- #define TWIS_INTENSET_WRITE_Enabled (1UL)
- #define TWIS_INTENSET_WRITE_Set (1UL)
- #define TWIS_INTENSET_TXSTARTED_Pos (20UL)
- #define TWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos)
- #define TWIS_INTENSET_TXSTARTED_Disabled (0UL)
- #define TWIS_INTENSET_TXSTARTED_Enabled (1UL)
- #define TWIS_INTENSET_TXSTARTED_Set (1UL)
- #define TWIS_INTENSET_RXSTARTED_Pos (19UL)
- #define TWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos)
- #define TWIS_INTENSET_RXSTARTED_Disabled (0UL)
- #define TWIS_INTENSET_RXSTARTED_Enabled (1UL)
- #define TWIS_INTENSET_RXSTARTED_Set (1UL)
- #define TWIS_INTENSET_ERROR_Pos (9UL)
- #define TWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos)
- #define TWIS_INTENSET_ERROR_Disabled (0UL)
- #define TWIS_INTENSET_ERROR_Enabled (1UL)
- #define TWIS_INTENSET_ERROR_Set (1UL)
- #define TWIS_INTENSET_STOPPED_Pos (1UL)
- #define TWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos)
- #define TWIS_INTENSET_STOPPED_Disabled (0UL)
- #define TWIS_INTENSET_STOPPED_Enabled (1UL)
- #define TWIS_INTENSET_STOPPED_Set (1UL)
- #define TWIS_INTENCLR_READ_Pos (26UL)
- #define TWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos)
- #define TWIS_INTENCLR_READ_Disabled (0UL)
- #define TWIS_INTENCLR_READ_Enabled (1UL)
- #define TWIS_INTENCLR_READ_Clear (1UL)
- #define TWIS_INTENCLR_WRITE_Pos (25UL)
- #define TWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos)
- #define TWIS_INTENCLR_WRITE_Disabled (0UL)
- #define TWIS_INTENCLR_WRITE_Enabled (1UL)
- #define TWIS_INTENCLR_WRITE_Clear (1UL)
- #define TWIS_INTENCLR_TXSTARTED_Pos (20UL)
- #define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos)
- #define TWIS_INTENCLR_TXSTARTED_Disabled (0UL)
- #define TWIS_INTENCLR_TXSTARTED_Enabled (1UL)
- #define TWIS_INTENCLR_TXSTARTED_Clear (1UL)
- #define TWIS_INTENCLR_RXSTARTED_Pos (19UL)
- #define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos)
- #define TWIS_INTENCLR_RXSTARTED_Disabled (0UL)
- #define TWIS_INTENCLR_RXSTARTED_Enabled (1UL)
- #define TWIS_INTENCLR_RXSTARTED_Clear (1UL)
- #define TWIS_INTENCLR_ERROR_Pos (9UL)
- #define TWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos)
- #define TWIS_INTENCLR_ERROR_Disabled (0UL)
- #define TWIS_INTENCLR_ERROR_Enabled (1UL)
- #define TWIS_INTENCLR_ERROR_Clear (1UL)
- #define TWIS_INTENCLR_STOPPED_Pos (1UL)
- #define TWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos)
- #define TWIS_INTENCLR_STOPPED_Disabled (0UL)
- #define TWIS_INTENCLR_STOPPED_Enabled (1UL)
- #define TWIS_INTENCLR_STOPPED_Clear (1UL)
- #define TWIS_ERRORSRC_OVERREAD_Pos (3UL)
- #define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos)
- #define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL)
- #define TWIS_ERRORSRC_OVERREAD_Detected (1UL)
- #define TWIS_ERRORSRC_DNACK_Pos (2UL)
- #define TWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos)
- #define TWIS_ERRORSRC_DNACK_NotReceived (0UL)
- #define TWIS_ERRORSRC_DNACK_Received (1UL)
- #define TWIS_ERRORSRC_OVERFLOW_Pos (0UL)
- #define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos)
- #define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL)
- #define TWIS_ERRORSRC_OVERFLOW_Detected (1UL)
- #define TWIS_MATCH_MATCH_Pos (0UL)
- #define TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos)
- #define TWIS_ENABLE_ENABLE_Pos (0UL)
- #define TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos)
- #define TWIS_ENABLE_ENABLE_Disabled (0UL)
- #define TWIS_ENABLE_ENABLE_Enabled (9UL)
- #define TWIS_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos)
- #define TWIS_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWIS_PSEL_SCL_PIN_Pos (0UL)
- #define TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos)
- #define TWIS_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos)
- #define TWIS_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWIS_PSEL_SDA_PIN_Pos (0UL)
- #define TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos)
- #define TWIS_RXD_PTR_PTR_Pos (0UL)
- #define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos)
- #define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIS_RXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos)
- #define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIS_RXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos)
- #define TWIS_RXD_LIST_LIST_Pos (0UL)
- #define TWIS_RXD_LIST_LIST_Msk (0x3UL << TWIS_RXD_LIST_LIST_Pos)
- #define TWIS_RXD_LIST_LIST_Disabled (0UL)
- #define TWIS_RXD_LIST_LIST_ArrayList (1UL)
- #define TWIS_TXD_PTR_PTR_Pos (0UL)
- #define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos)
- #define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIS_TXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos)
- #define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIS_TXD_AMOUNT_AMOUNT_Msk (0x3FFFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos)
- #define TWIS_TXD_LIST_LIST_Pos (0UL)
- #define TWIS_TXD_LIST_LIST_Msk (0x3UL << TWIS_TXD_LIST_LIST_Pos)
- #define TWIS_TXD_LIST_LIST_Disabled (0UL)
- #define TWIS_TXD_LIST_LIST_ArrayList (1UL)
- #define TWIS_ADDRESS_ADDRESS_Pos (0UL)
- #define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos)
- #define TWIS_CONFIG_ADDRESS1_Pos (1UL)
- #define TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos)
- #define TWIS_CONFIG_ADDRESS1_Disabled (0UL)
- #define TWIS_CONFIG_ADDRESS1_Enabled (1UL)
- #define TWIS_CONFIG_ADDRESS0_Pos (0UL)
- #define TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos)
- #define TWIS_CONFIG_ADDRESS0_Disabled (0UL)
- #define TWIS_CONFIG_ADDRESS0_Enabled (1UL)
- #define TWIS_ORC_ORC_Pos (0UL)
- #define TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos)
- #define UART_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define UART_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << UART_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define UART_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define UART_TASKS_STOPRX_TASKS_STOPRX_Pos (0UL)
- #define UART_TASKS_STOPRX_TASKS_STOPRX_Msk (0x1UL << UART_TASKS_STOPRX_TASKS_STOPRX_Pos)
- #define UART_TASKS_STOPRX_TASKS_STOPRX_Trigger (1UL)
- #define UART_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define UART_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << UART_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define UART_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define UART_TASKS_STOPTX_TASKS_STOPTX_Pos (0UL)
- #define UART_TASKS_STOPTX_TASKS_STOPTX_Msk (0x1UL << UART_TASKS_STOPTX_TASKS_STOPTX_Pos)
- #define UART_TASKS_STOPTX_TASKS_STOPTX_Trigger (1UL)
- #define UART_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
- #define UART_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << UART_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
- #define UART_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
- #define UART_EVENTS_CTS_EVENTS_CTS_Pos (0UL)
- #define UART_EVENTS_CTS_EVENTS_CTS_Msk (0x1UL << UART_EVENTS_CTS_EVENTS_CTS_Pos)
- #define UART_EVENTS_CTS_EVENTS_CTS_NotGenerated (0UL)
- #define UART_EVENTS_CTS_EVENTS_CTS_Generated (1UL)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_Pos (0UL)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_Msk (0x1UL << UART_EVENTS_NCTS_EVENTS_NCTS_Pos)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_NotGenerated (0UL)
- #define UART_EVENTS_NCTS_EVENTS_NCTS_Generated (1UL)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos (0UL)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk (0x1UL << UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_NotGenerated (0UL)
- #define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Generated (1UL)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos (0UL)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk (0x1UL << UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_NotGenerated (0UL)
- #define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Generated (1UL)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << UART_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define UART_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_Pos (0UL)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_Msk (0x1UL << UART_EVENTS_RXTO_EVENTS_RXTO_Pos)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_NotGenerated (0UL)
- #define UART_EVENTS_RXTO_EVENTS_RXTO_Generated (1UL)
- #define UART_SHORTS_NCTS_STOPRX_Pos (4UL)
- #define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos)
- #define UART_SHORTS_NCTS_STOPRX_Disabled (0UL)
- #define UART_SHORTS_NCTS_STOPRX_Enabled (1UL)
- #define UART_SHORTS_CTS_STARTRX_Pos (3UL)
- #define UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos)
- #define UART_SHORTS_CTS_STARTRX_Disabled (0UL)
- #define UART_SHORTS_CTS_STARTRX_Enabled (1UL)
- #define UART_INTENSET_RXTO_Pos (17UL)
- #define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos)
- #define UART_INTENSET_RXTO_Disabled (0UL)
- #define UART_INTENSET_RXTO_Enabled (1UL)
- #define UART_INTENSET_RXTO_Set (1UL)
- #define UART_INTENSET_ERROR_Pos (9UL)
- #define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos)
- #define UART_INTENSET_ERROR_Disabled (0UL)
- #define UART_INTENSET_ERROR_Enabled (1UL)
- #define UART_INTENSET_ERROR_Set (1UL)
- #define UART_INTENSET_TXDRDY_Pos (7UL)
- #define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos)
- #define UART_INTENSET_TXDRDY_Disabled (0UL)
- #define UART_INTENSET_TXDRDY_Enabled (1UL)
- #define UART_INTENSET_TXDRDY_Set (1UL)
- #define UART_INTENSET_RXDRDY_Pos (2UL)
- #define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos)
- #define UART_INTENSET_RXDRDY_Disabled (0UL)
- #define UART_INTENSET_RXDRDY_Enabled (1UL)
- #define UART_INTENSET_RXDRDY_Set (1UL)
- #define UART_INTENSET_NCTS_Pos (1UL)
- #define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos)
- #define UART_INTENSET_NCTS_Disabled (0UL)
- #define UART_INTENSET_NCTS_Enabled (1UL)
- #define UART_INTENSET_NCTS_Set (1UL)
- #define UART_INTENSET_CTS_Pos (0UL)
- #define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos)
- #define UART_INTENSET_CTS_Disabled (0UL)
- #define UART_INTENSET_CTS_Enabled (1UL)
- #define UART_INTENSET_CTS_Set (1UL)
- #define UART_INTENCLR_RXTO_Pos (17UL)
- #define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos)
- #define UART_INTENCLR_RXTO_Disabled (0UL)
- #define UART_INTENCLR_RXTO_Enabled (1UL)
- #define UART_INTENCLR_RXTO_Clear (1UL)
- #define UART_INTENCLR_ERROR_Pos (9UL)
- #define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos)
- #define UART_INTENCLR_ERROR_Disabled (0UL)
- #define UART_INTENCLR_ERROR_Enabled (1UL)
- #define UART_INTENCLR_ERROR_Clear (1UL)
- #define UART_INTENCLR_TXDRDY_Pos (7UL)
- #define UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos)
- #define UART_INTENCLR_TXDRDY_Disabled (0UL)
- #define UART_INTENCLR_TXDRDY_Enabled (1UL)
- #define UART_INTENCLR_TXDRDY_Clear (1UL)
- #define UART_INTENCLR_RXDRDY_Pos (2UL)
- #define UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos)
- #define UART_INTENCLR_RXDRDY_Disabled (0UL)
- #define UART_INTENCLR_RXDRDY_Enabled (1UL)
- #define UART_INTENCLR_RXDRDY_Clear (1UL)
- #define UART_INTENCLR_NCTS_Pos (1UL)
- #define UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos)
- #define UART_INTENCLR_NCTS_Disabled (0UL)
- #define UART_INTENCLR_NCTS_Enabled (1UL)
- #define UART_INTENCLR_NCTS_Clear (1UL)
- #define UART_INTENCLR_CTS_Pos (0UL)
- #define UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos)
- #define UART_INTENCLR_CTS_Disabled (0UL)
- #define UART_INTENCLR_CTS_Enabled (1UL)
- #define UART_INTENCLR_CTS_Clear (1UL)
- #define UART_ERRORSRC_BREAK_Pos (3UL)
- #define UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos)
- #define UART_ERRORSRC_BREAK_NotPresent (0UL)
- #define UART_ERRORSRC_BREAK_Present (1UL)
- #define UART_ERRORSRC_FRAMING_Pos (2UL)
- #define UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos)
- #define UART_ERRORSRC_FRAMING_NotPresent (0UL)
- #define UART_ERRORSRC_FRAMING_Present (1UL)
- #define UART_ERRORSRC_PARITY_Pos (1UL)
- #define UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos)
- #define UART_ERRORSRC_PARITY_NotPresent (0UL)
- #define UART_ERRORSRC_PARITY_Present (1UL)
- #define UART_ERRORSRC_OVERRUN_Pos (0UL)
- #define UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos)
- #define UART_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define UART_ERRORSRC_OVERRUN_Present (1UL)
- #define UART_ENABLE_ENABLE_Pos (0UL)
- #define UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos)
- #define UART_ENABLE_ENABLE_Disabled (0UL)
- #define UART_ENABLE_ENABLE_Enabled (4UL)
- #define UART_PSEL_RTS_CONNECT_Pos (31UL)
- #define UART_PSEL_RTS_CONNECT_Msk (0x1UL << UART_PSEL_RTS_CONNECT_Pos)
- #define UART_PSEL_RTS_CONNECT_Connected (0UL)
- #define UART_PSEL_RTS_CONNECT_Disconnected (1UL)
- #define UART_PSEL_RTS_PIN_Pos (0UL)
- #define UART_PSEL_RTS_PIN_Msk (0x1FUL << UART_PSEL_RTS_PIN_Pos)
- #define UART_PSEL_TXD_CONNECT_Pos (31UL)
- #define UART_PSEL_TXD_CONNECT_Msk (0x1UL << UART_PSEL_TXD_CONNECT_Pos)
- #define UART_PSEL_TXD_CONNECT_Connected (0UL)
- #define UART_PSEL_TXD_CONNECT_Disconnected (1UL)
- #define UART_PSEL_TXD_PIN_Pos (0UL)
- #define UART_PSEL_TXD_PIN_Msk (0x1FUL << UART_PSEL_TXD_PIN_Pos)
- #define UART_PSEL_CTS_CONNECT_Pos (31UL)
- #define UART_PSEL_CTS_CONNECT_Msk (0x1UL << UART_PSEL_CTS_CONNECT_Pos)
- #define UART_PSEL_CTS_CONNECT_Connected (0UL)
- #define UART_PSEL_CTS_CONNECT_Disconnected (1UL)
- #define UART_PSEL_CTS_PIN_Pos (0UL)
- #define UART_PSEL_CTS_PIN_Msk (0x1FUL << UART_PSEL_CTS_PIN_Pos)
- #define UART_PSEL_RXD_CONNECT_Pos (31UL)
- #define UART_PSEL_RXD_CONNECT_Msk (0x1UL << UART_PSEL_RXD_CONNECT_Pos)
- #define UART_PSEL_RXD_CONNECT_Connected (0UL)
- #define UART_PSEL_RXD_CONNECT_Disconnected (1UL)
- #define UART_PSEL_RXD_PIN_Pos (0UL)
- #define UART_PSEL_RXD_PIN_Msk (0x1FUL << UART_PSEL_RXD_PIN_Pos)
- #define UART_RXD_RXD_Pos (0UL)
- #define UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos)
- #define UART_TXD_TXD_Pos (0UL)
- #define UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos)
- #define UART_BAUDRATE_BAUDRATE_Pos (0UL)
- #define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos)
- #define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
- #define UART_CONFIG_STOP_Pos (4UL)
- #define UART_CONFIG_STOP_Msk (0x1UL << UART_CONFIG_STOP_Pos)
- #define UART_CONFIG_STOP_One (0UL)
- #define UART_CONFIG_STOP_Two (1UL)
- #define UART_CONFIG_PARITY_Pos (1UL)
- #define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos)
- #define UART_CONFIG_PARITY_Excluded (0x0UL)
- #define UART_CONFIG_PARITY_Included (0x7UL)
- #define UART_CONFIG_HWFC_Pos (0UL)
- #define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos)
- #define UART_CONFIG_HWFC_Disabled (0UL)
- #define UART_CONFIG_HWFC_Enabled (1UL)
- #define UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
- #define UARTE_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos)
- #define UARTE_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
- #define UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos (0UL)
- #define UARTE_TASKS_STOPRX_TASKS_STOPRX_Msk (0x1UL << UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos)
- #define UARTE_TASKS_STOPRX_TASKS_STOPRX_Trigger (1UL)
- #define UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
- #define UARTE_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos)
- #define UARTE_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
- #define UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos (0UL)
- #define UARTE_TASKS_STOPTX_TASKS_STOPTX_Msk (0x1UL << UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos)
- #define UARTE_TASKS_STOPTX_TASKS_STOPTX_Trigger (1UL)
- #define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos (0UL)
- #define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Msk (0x1UL << UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos)
- #define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Trigger (1UL)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_Pos (0UL)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_Msk (0x1UL << UARTE_EVENTS_CTS_EVENTS_CTS_Pos)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_NotGenerated (0UL)
- #define UARTE_EVENTS_CTS_EVENTS_CTS_Generated (1UL)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos (0UL)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_Msk (0x1UL << UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_NotGenerated (0UL)
- #define UARTE_EVENTS_NCTS_EVENTS_NCTS_Generated (1UL)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos (0UL)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk (0x1UL << UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_NotGenerated (0UL)
- #define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Generated (1UL)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
- #define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos (0UL)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk (0x1UL << UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_NotGenerated (0UL)
- #define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Generated (1UL)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL << UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_NotGenerated (0UL)
- #define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Generated (1UL)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
- #define UARTE_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos (0UL)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_Msk (0x1UL << UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_NotGenerated (0UL)
- #define UARTE_EVENTS_RXTO_EVENTS_RXTO_Generated (1UL)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
- #define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
- #define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos (0UL)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Msk (0x1UL << UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_NotGenerated (0UL)
- #define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Generated (1UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos)
- #define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos)
- #define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL)
- #define UARTE_INTEN_TXSTOPPED_Pos (22UL)
- #define UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos)
- #define UARTE_INTEN_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTEN_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTEN_TXSTARTED_Pos (20UL)
- #define UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos)
- #define UARTE_INTEN_TXSTARTED_Disabled (0UL)
- #define UARTE_INTEN_TXSTARTED_Enabled (1UL)
- #define UARTE_INTEN_RXSTARTED_Pos (19UL)
- #define UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos)
- #define UARTE_INTEN_RXSTARTED_Disabled (0UL)
- #define UARTE_INTEN_RXSTARTED_Enabled (1UL)
- #define UARTE_INTEN_RXTO_Pos (17UL)
- #define UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos)
- #define UARTE_INTEN_RXTO_Disabled (0UL)
- #define UARTE_INTEN_RXTO_Enabled (1UL)
- #define UARTE_INTEN_ERROR_Pos (9UL)
- #define UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos)
- #define UARTE_INTEN_ERROR_Disabled (0UL)
- #define UARTE_INTEN_ERROR_Enabled (1UL)
- #define UARTE_INTEN_ENDTX_Pos (8UL)
- #define UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos)
- #define UARTE_INTEN_ENDTX_Disabled (0UL)
- #define UARTE_INTEN_ENDTX_Enabled (1UL)
- #define UARTE_INTEN_TXDRDY_Pos (7UL)
- #define UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos)
- #define UARTE_INTEN_TXDRDY_Disabled (0UL)
- #define UARTE_INTEN_TXDRDY_Enabled (1UL)
- #define UARTE_INTEN_ENDRX_Pos (4UL)
- #define UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos)
- #define UARTE_INTEN_ENDRX_Disabled (0UL)
- #define UARTE_INTEN_ENDRX_Enabled (1UL)
- #define UARTE_INTEN_RXDRDY_Pos (2UL)
- #define UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos)
- #define UARTE_INTEN_RXDRDY_Disabled (0UL)
- #define UARTE_INTEN_RXDRDY_Enabled (1UL)
- #define UARTE_INTEN_NCTS_Pos (1UL)
- #define UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos)
- #define UARTE_INTEN_NCTS_Disabled (0UL)
- #define UARTE_INTEN_NCTS_Enabled (1UL)
- #define UARTE_INTEN_CTS_Pos (0UL)
- #define UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos)
- #define UARTE_INTEN_CTS_Disabled (0UL)
- #define UARTE_INTEN_CTS_Enabled (1UL)
- #define UARTE_INTENSET_TXSTOPPED_Pos (22UL)
- #define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos)
- #define UARTE_INTENSET_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTENSET_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTENSET_TXSTOPPED_Set (1UL)
- #define UARTE_INTENSET_TXSTARTED_Pos (20UL)
- #define UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos)
- #define UARTE_INTENSET_TXSTARTED_Disabled (0UL)
- #define UARTE_INTENSET_TXSTARTED_Enabled (1UL)
- #define UARTE_INTENSET_TXSTARTED_Set (1UL)
- #define UARTE_INTENSET_RXSTARTED_Pos (19UL)
- #define UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos)
- #define UARTE_INTENSET_RXSTARTED_Disabled (0UL)
- #define UARTE_INTENSET_RXSTARTED_Enabled (1UL)
- #define UARTE_INTENSET_RXSTARTED_Set (1UL)
- #define UARTE_INTENSET_RXTO_Pos (17UL)
- #define UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos)
- #define UARTE_INTENSET_RXTO_Disabled (0UL)
- #define UARTE_INTENSET_RXTO_Enabled (1UL)
- #define UARTE_INTENSET_RXTO_Set (1UL)
- #define UARTE_INTENSET_ERROR_Pos (9UL)
- #define UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos)
- #define UARTE_INTENSET_ERROR_Disabled (0UL)
- #define UARTE_INTENSET_ERROR_Enabled (1UL)
- #define UARTE_INTENSET_ERROR_Set (1UL)
- #define UARTE_INTENSET_ENDTX_Pos (8UL)
- #define UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos)
- #define UARTE_INTENSET_ENDTX_Disabled (0UL)
- #define UARTE_INTENSET_ENDTX_Enabled (1UL)
- #define UARTE_INTENSET_ENDTX_Set (1UL)
- #define UARTE_INTENSET_TXDRDY_Pos (7UL)
- #define UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos)
- #define UARTE_INTENSET_TXDRDY_Disabled (0UL)
- #define UARTE_INTENSET_TXDRDY_Enabled (1UL)
- #define UARTE_INTENSET_TXDRDY_Set (1UL)
- #define UARTE_INTENSET_ENDRX_Pos (4UL)
- #define UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos)
- #define UARTE_INTENSET_ENDRX_Disabled (0UL)
- #define UARTE_INTENSET_ENDRX_Enabled (1UL)
- #define UARTE_INTENSET_ENDRX_Set (1UL)
- #define UARTE_INTENSET_RXDRDY_Pos (2UL)
- #define UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos)
- #define UARTE_INTENSET_RXDRDY_Disabled (0UL)
- #define UARTE_INTENSET_RXDRDY_Enabled (1UL)
- #define UARTE_INTENSET_RXDRDY_Set (1UL)
- #define UARTE_INTENSET_NCTS_Pos (1UL)
- #define UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos)
- #define UARTE_INTENSET_NCTS_Disabled (0UL)
- #define UARTE_INTENSET_NCTS_Enabled (1UL)
- #define UARTE_INTENSET_NCTS_Set (1UL)
- #define UARTE_INTENSET_CTS_Pos (0UL)
- #define UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos)
- #define UARTE_INTENSET_CTS_Disabled (0UL)
- #define UARTE_INTENSET_CTS_Enabled (1UL)
- #define UARTE_INTENSET_CTS_Set (1UL)
- #define UARTE_INTENCLR_TXSTOPPED_Pos (22UL)
- #define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos)
- #define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTENCLR_TXSTOPPED_Clear (1UL)
- #define UARTE_INTENCLR_TXSTARTED_Pos (20UL)
- #define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos)
- #define UARTE_INTENCLR_TXSTARTED_Disabled (0UL)
- #define UARTE_INTENCLR_TXSTARTED_Enabled (1UL)
- #define UARTE_INTENCLR_TXSTARTED_Clear (1UL)
- #define UARTE_INTENCLR_RXSTARTED_Pos (19UL)
- #define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos)
- #define UARTE_INTENCLR_RXSTARTED_Disabled (0UL)
- #define UARTE_INTENCLR_RXSTARTED_Enabled (1UL)
- #define UARTE_INTENCLR_RXSTARTED_Clear (1UL)
- #define UARTE_INTENCLR_RXTO_Pos (17UL)
- #define UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos)
- #define UARTE_INTENCLR_RXTO_Disabled (0UL)
- #define UARTE_INTENCLR_RXTO_Enabled (1UL)
- #define UARTE_INTENCLR_RXTO_Clear (1UL)
- #define UARTE_INTENCLR_ERROR_Pos (9UL)
- #define UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos)
- #define UARTE_INTENCLR_ERROR_Disabled (0UL)
- #define UARTE_INTENCLR_ERROR_Enabled (1UL)
- #define UARTE_INTENCLR_ERROR_Clear (1UL)
- #define UARTE_INTENCLR_ENDTX_Pos (8UL)
- #define UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos)
- #define UARTE_INTENCLR_ENDTX_Disabled (0UL)
- #define UARTE_INTENCLR_ENDTX_Enabled (1UL)
- #define UARTE_INTENCLR_ENDTX_Clear (1UL)
- #define UARTE_INTENCLR_TXDRDY_Pos (7UL)
- #define UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos)
- #define UARTE_INTENCLR_TXDRDY_Disabled (0UL)
- #define UARTE_INTENCLR_TXDRDY_Enabled (1UL)
- #define UARTE_INTENCLR_TXDRDY_Clear (1UL)
- #define UARTE_INTENCLR_ENDRX_Pos (4UL)
- #define UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos)
- #define UARTE_INTENCLR_ENDRX_Disabled (0UL)
- #define UARTE_INTENCLR_ENDRX_Enabled (1UL)
- #define UARTE_INTENCLR_ENDRX_Clear (1UL)
- #define UARTE_INTENCLR_RXDRDY_Pos (2UL)
- #define UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos)
- #define UARTE_INTENCLR_RXDRDY_Disabled (0UL)
- #define UARTE_INTENCLR_RXDRDY_Enabled (1UL)
- #define UARTE_INTENCLR_RXDRDY_Clear (1UL)
- #define UARTE_INTENCLR_NCTS_Pos (1UL)
- #define UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos)
- #define UARTE_INTENCLR_NCTS_Disabled (0UL)
- #define UARTE_INTENCLR_NCTS_Enabled (1UL)
- #define UARTE_INTENCLR_NCTS_Clear (1UL)
- #define UARTE_INTENCLR_CTS_Pos (0UL)
- #define UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos)
- #define UARTE_INTENCLR_CTS_Disabled (0UL)
- #define UARTE_INTENCLR_CTS_Enabled (1UL)
- #define UARTE_INTENCLR_CTS_Clear (1UL)
- #define UARTE_ERRORSRC_BREAK_Pos (3UL)
- #define UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos)
- #define UARTE_ERRORSRC_BREAK_NotPresent (0UL)
- #define UARTE_ERRORSRC_BREAK_Present (1UL)
- #define UARTE_ERRORSRC_FRAMING_Pos (2UL)
- #define UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos)
- #define UARTE_ERRORSRC_FRAMING_NotPresent (0UL)
- #define UARTE_ERRORSRC_FRAMING_Present (1UL)
- #define UARTE_ERRORSRC_PARITY_Pos (1UL)
- #define UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos)
- #define UARTE_ERRORSRC_PARITY_NotPresent (0UL)
- #define UARTE_ERRORSRC_PARITY_Present (1UL)
- #define UARTE_ERRORSRC_OVERRUN_Pos (0UL)
- #define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos)
- #define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define UARTE_ERRORSRC_OVERRUN_Present (1UL)
- #define UARTE_ENABLE_ENABLE_Pos (0UL)
- #define UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos)
- #define UARTE_ENABLE_ENABLE_Disabled (0UL)
- #define UARTE_ENABLE_ENABLE_Enabled (8UL)
- #define UARTE_PSEL_RTS_CONNECT_Pos (31UL)
- #define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos)
- #define UARTE_PSEL_RTS_CONNECT_Connected (0UL)
- #define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_RTS_PIN_Pos (0UL)
- #define UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos)
- #define UARTE_PSEL_TXD_CONNECT_Pos (31UL)
- #define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos)
- #define UARTE_PSEL_TXD_CONNECT_Connected (0UL)
- #define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_TXD_PIN_Pos (0UL)
- #define UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos)
- #define UARTE_PSEL_CTS_CONNECT_Pos (31UL)
- #define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos)
- #define UARTE_PSEL_CTS_CONNECT_Connected (0UL)
- #define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_CTS_PIN_Pos (0UL)
- #define UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos)
- #define UARTE_PSEL_RXD_CONNECT_Pos (31UL)
- #define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos)
- #define UARTE_PSEL_RXD_CONNECT_Connected (0UL)
- #define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_RXD_PIN_Pos (0UL)
- #define UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos)
- #define UARTE_BAUDRATE_BAUDRATE_Pos (0UL)
- #define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos)
- #define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
- #define UARTE_RXD_PTR_PTR_Pos (0UL)
- #define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos)
- #define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define UARTE_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos)
- #define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define UARTE_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos)
- #define UARTE_TXD_PTR_PTR_Pos (0UL)
- #define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos)
- #define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define UARTE_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos)
- #define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define UARTE_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos)
- #define UARTE_CONFIG_STOP_Pos (4UL)
- #define UARTE_CONFIG_STOP_Msk (0x1UL << UARTE_CONFIG_STOP_Pos)
- #define UARTE_CONFIG_STOP_One (0UL)
- #define UARTE_CONFIG_STOP_Two (1UL)
- #define UARTE_CONFIG_PARITY_Pos (1UL)
- #define UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos)
- #define UARTE_CONFIG_PARITY_Excluded (0x0UL)
- #define UARTE_CONFIG_PARITY_Included (0x7UL)
- #define UARTE_CONFIG_HWFC_Pos (0UL)
- #define UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos)
- #define UARTE_CONFIG_HWFC_Disabled (0UL)
- #define UARTE_CONFIG_HWFC_Enabled (1UL)
- #define UICR_NRFFW_NRFFW_Pos (0UL)
- #define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos)
- #define UICR_NRFHW_NRFHW_Pos (0UL)
- #define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos)
- #define UICR_CUSTOMER_CUSTOMER_Pos (0UL)
- #define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos)
- #define UICR_PSELRESET_CONNECT_Pos (31UL)
- #define UICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos)
- #define UICR_PSELRESET_CONNECT_Connected (0UL)
- #define UICR_PSELRESET_CONNECT_Disconnected (1UL)
- #define UICR_PSELRESET_PIN_Pos (0UL)
- #define UICR_PSELRESET_PIN_Msk (0x1FUL << UICR_PSELRESET_PIN_Pos)
- #define UICR_APPROTECT_PALL_Pos (0UL)
- #define UICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos)
- #define UICR_APPROTECT_PALL_Enabled (0x00UL)
- #define UICR_APPROTECT_PALL_Disabled (0xFFUL)
- #define WDT_TASKS_START_TASKS_START_Pos (0UL)
- #define WDT_TASKS_START_TASKS_START_Msk (0x1UL << WDT_TASKS_START_TASKS_START_Pos)
- #define WDT_TASKS_START_TASKS_START_Trigger (1UL)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos (0UL)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Msk (0x1UL << WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_NotGenerated (0UL)
- #define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Generated (1UL)
- #define WDT_INTENSET_TIMEOUT_Pos (0UL)
- #define WDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos)
- #define WDT_INTENSET_TIMEOUT_Disabled (0UL)
- #define WDT_INTENSET_TIMEOUT_Enabled (1UL)
- #define WDT_INTENSET_TIMEOUT_Set (1UL)
- #define WDT_INTENCLR_TIMEOUT_Pos (0UL)
- #define WDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos)
- #define WDT_INTENCLR_TIMEOUT_Disabled (0UL)
- #define WDT_INTENCLR_TIMEOUT_Enabled (1UL)
- #define WDT_INTENCLR_TIMEOUT_Clear (1UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos)
- #define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Running (1UL)
- #define WDT_REQSTATUS_RR7_Pos (7UL)
- #define WDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos)
- #define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR6_Pos (6UL)
- #define WDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos)
- #define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR5_Pos (5UL)
- #define WDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos)
- #define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR4_Pos (4UL)
- #define WDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos)
- #define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR3_Pos (3UL)
- #define WDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos)
- #define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR2_Pos (2UL)
- #define WDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos)
- #define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR1_Pos (1UL)
- #define WDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos)
- #define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR0_Pos (0UL)
- #define WDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos)
- #define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL)
- #define WDT_CRV_CRV_Pos (0UL)
- #define WDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos)
- #define WDT_RREN_RR7_Pos (7UL)
- #define WDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos)
- #define WDT_RREN_RR7_Disabled (0UL)
- #define WDT_RREN_RR7_Enabled (1UL)
- #define WDT_RREN_RR6_Pos (6UL)
- #define WDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos)
- #define WDT_RREN_RR6_Disabled (0UL)
- #define WDT_RREN_RR6_Enabled (1UL)
- #define WDT_RREN_RR5_Pos (5UL)
- #define WDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos)
- #define WDT_RREN_RR5_Disabled (0UL)
- #define WDT_RREN_RR5_Enabled (1UL)
- #define WDT_RREN_RR4_Pos (4UL)
- #define WDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos)
- #define WDT_RREN_RR4_Disabled (0UL)
- #define WDT_RREN_RR4_Enabled (1UL)
- #define WDT_RREN_RR3_Pos (3UL)
- #define WDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos)
- #define WDT_RREN_RR3_Disabled (0UL)
- #define WDT_RREN_RR3_Enabled (1UL)
- #define WDT_RREN_RR2_Pos (2UL)
- #define WDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos)
- #define WDT_RREN_RR2_Disabled (0UL)
- #define WDT_RREN_RR2_Enabled (1UL)
- #define WDT_RREN_RR1_Pos (1UL)
- #define WDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos)
- #define WDT_RREN_RR1_Disabled (0UL)
- #define WDT_RREN_RR1_Enabled (1UL)
- #define WDT_RREN_RR0_Pos (0UL)
- #define WDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos)
- #define WDT_RREN_RR0_Disabled (0UL)
- #define WDT_RREN_RR0_Enabled (1UL)
- #define WDT_CONFIG_HALT_Pos (3UL)
- #define WDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos)
- #define WDT_CONFIG_HALT_Pause (0UL)
- #define WDT_CONFIG_HALT_Run (1UL)
- #define WDT_CONFIG_SLEEP_Pos (0UL)
- #define WDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos)
- #define WDT_CONFIG_SLEEP_Pause (0UL)
- #define WDT_CONFIG_SLEEP_Run (1UL)
- #define WDT_RR_RR_Pos (0UL)
- #define WDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos)
- #define WDT_RR_RR_Reload (0x6E524635UL)
- #endif
|