1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014 |
- #ifndef NRF52810_H
- #define NRF52810_H
- #ifdef __cplusplus
- extern "C" {
- #endif
- typedef enum {
- Reset_IRQn = -15,
- NonMaskableInt_IRQn = -14,
- HardFault_IRQn = -13,
- MemoryManagement_IRQn = -12,
- BusFault_IRQn = -11,
- UsageFault_IRQn = -10,
- SVCall_IRQn = -5,
- DebugMonitor_IRQn = -4,
- PendSV_IRQn = -2,
- SysTick_IRQn = -1,
- POWER_CLOCK_IRQn = 0,
- RADIO_IRQn = 1,
- UARTE0_UART0_IRQn = 2,
- TWIM0_TWIS0_TWI0_IRQn = 3,
- SPIM0_SPIS0_SPI0_IRQn = 4,
- GPIOTE_IRQn = 6,
- SAADC_IRQn = 7,
- TIMER0_IRQn = 8,
- TIMER1_IRQn = 9,
- TIMER2_IRQn = 10,
- RTC0_IRQn = 11,
- TEMP_IRQn = 12,
- RNG_IRQn = 13,
- ECB_IRQn = 14,
- CCM_AAR_IRQn = 15,
- WDT_IRQn = 16,
- RTC1_IRQn = 17,
- QDEC_IRQn = 18,
- COMP_IRQn = 19,
- SWI0_EGU0_IRQn = 20,
- SWI1_EGU1_IRQn = 21,
- SWI2_IRQn = 22,
- SWI3_IRQn = 23,
- SWI4_IRQn = 24,
- SWI5_IRQn = 25,
- PWM0_IRQn = 28,
- PDM_IRQn = 29
- } IRQn_Type;
- #define __CM4_REV 0x0001U
- #define __DSP_PRESENT 1
- #define __VTOR_PRESENT 1
- #define __NVIC_PRIO_BITS 3
- #define __Vendor_SysTickConfig 0
- #define __MPU_PRESENT 1
- #define __FPU_PRESENT 0
-
- #include "core_cm4.h"
- #include "system_nrf52810.h"
- #ifndef __IM
- #define __IM __I
- #endif
- #ifndef __OM
- #define __OM __O
- #endif
- #ifndef __IOM
- #define __IOM __IO
- #endif
- #if defined (__CC_ARM)
- #pragma push
- #pragma anon_unions
- #elif defined (__ICCARM__)
- #pragma language=extended
- #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
- #pragma clang diagnostic push
- #pragma clang diagnostic ignored "-Wc11-extensions"
- #pragma clang diagnostic ignored "-Wreserved-id-macro"
- #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
- #pragma clang diagnostic ignored "-Wnested-anon-types"
- #elif defined (__GNUC__)
-
- #elif defined (__TMS470__)
-
- #elif defined (__TASKING__)
- #pragma warning 586
- #elif defined (__CSMC__)
-
- #else
- #warning Not supported compiler type
- #endif
- typedef struct {
- __IM uint32_t PART;
- __IM uint32_t VARIANT;
- __IM uint32_t PACKAGE;
- __IM uint32_t RAM;
- __IM uint32_t FLASH;
- } FICR_INFO_Type;
- typedef struct {
- __IM uint32_t A0;
- __IM uint32_t A1;
- __IM uint32_t A2;
- __IM uint32_t A3;
- __IM uint32_t A4;
- __IM uint32_t A5;
- __IM uint32_t B0;
- __IM uint32_t B1;
- __IM uint32_t B2;
- __IM uint32_t B3;
- __IM uint32_t B4;
- __IM uint32_t B5;
- __IM uint32_t T0;
- __IM uint32_t T1;
- __IM uint32_t T2;
- __IM uint32_t T3;
- __IM uint32_t T4;
- } FICR_TEMP_Type;
- typedef struct {
- __IOM uint32_t POWER;
- __OM uint32_t POWERSET;
- __OM uint32_t POWERCLR;
- __IM uint32_t RESERVED;
- } POWER_RAM_Type;
- typedef struct {
- __IOM uint32_t RTS;
- __IOM uint32_t TXD;
- __IOM uint32_t CTS;
- __IOM uint32_t RXD;
- } UART_PSEL_Type;
- typedef struct {
- __IOM uint32_t RTS;
- __IOM uint32_t TXD;
- __IOM uint32_t CTS;
- __IOM uint32_t RXD;
- } UARTE_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } UARTE_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } UARTE_TXD_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWI_PSEL_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWIM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIM_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIM_TXD_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWIS_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIS_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIS_TXD_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MOSI;
- __IOM uint32_t MISO;
- } SPI_PSEL_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MOSI;
- __IOM uint32_t MISO;
- } SPIM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIM_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIM_TXD_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MISO;
- __IOM uint32_t MOSI;
- __IOM uint32_t CSN;
- } SPIS_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIS_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIS_TXD_Type;
- typedef struct {
- __IOM uint32_t LIMITH;
- __IOM uint32_t LIMITL;
- } SAADC_EVENTS_CH_Type;
- typedef struct {
- __IOM uint32_t PSELP;
- __IOM uint32_t PSELN;
- __IOM uint32_t CONFIG;
- __IOM uint32_t LIMIT;
- } SAADC_CH_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } SAADC_RESULT_Type;
- typedef struct {
- __IOM uint32_t LED;
- __IOM uint32_t A;
- __IOM uint32_t B;
- } QDEC_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t CNT;
- __IOM uint32_t REFRESH;
- __IOM uint32_t ENDDELAY;
- __IM uint32_t RESERVED[4];
- } PWM_SEQ_Type;
- typedef struct {
- __IOM uint32_t OUT[4];
- } PWM_PSEL_Type;
- typedef struct {
- __IOM uint32_t CLK;
- __IOM uint32_t DIN;
- } PDM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- } PDM_SAMPLE_Type;
- typedef struct {
- __OM uint32_t EN;
- __OM uint32_t DIS;
- } PPI_TASKS_CHG_Type;
- typedef struct {
- __IOM uint32_t EEP;
- __IOM uint32_t TEP;
- } PPI_CH_Type;
- typedef struct {
- __IOM uint32_t TEP;
- } PPI_FORK_Type;
-
- typedef struct {
- __IM uint32_t RESERVED[4];
- __IM uint32_t CODEPAGESIZE;
- __IM uint32_t CODESIZE;
- __IM uint32_t RESERVED1[18];
- __IM uint32_t DEVICEID[2];
- __IM uint32_t RESERVED2[6];
- __IM uint32_t ER[4];
- __IM uint32_t IR[4];
- __IM uint32_t DEVICEADDRTYPE;
- __IM uint32_t DEVICEADDR[2];
- __IM uint32_t RESERVED3[21];
- __IM FICR_INFO_Type INFO;
- __IM uint32_t RESERVED4[188];
- __IM FICR_TEMP_Type TEMP;
- } NRF_FICR_Type;
- typedef struct {
- __IM uint32_t RESERVED[5];
- __IOM uint32_t NRFFW[13];
- __IM uint32_t RESERVED1[2];
- __IOM uint32_t NRFHW[12];
- __IOM uint32_t CUSTOMER[32];
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t PSELRESET[2];
- __IOM uint32_t APPROTECT;
- } NRF_UICR_Type;
- typedef struct {
- __IM uint32_t RESERVED[384];
- __IOM uint32_t CONFIG0;
- __IOM uint32_t CONFIG1;
- __IOM uint32_t DISABLEINDEBUG;
- } NRF_BPROT_Type;
- typedef struct {
- __OM uint32_t TASKS_HFCLKSTART;
- __OM uint32_t TASKS_HFCLKSTOP;
- __OM uint32_t TASKS_LFCLKSTART;
- __OM uint32_t TASKS_LFCLKSTOP;
- __OM uint32_t TASKS_CAL;
- __OM uint32_t TASKS_CTSTART;
- __OM uint32_t TASKS_CTSTOP;
- __IM uint32_t RESERVED[57];
- __IOM uint32_t EVENTS_HFCLKSTARTED;
- __IOM uint32_t EVENTS_LFCLKSTARTED;
- __IM uint32_t RESERVED1;
- __IOM uint32_t EVENTS_DONE;
- __IOM uint32_t EVENTS_CTTO;
- __IM uint32_t RESERVED2[124];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[63];
- __IM uint32_t HFCLKRUN;
- __IM uint32_t HFCLKSTAT;
- __IM uint32_t RESERVED4;
- __IM uint32_t LFCLKRUN;
- __IM uint32_t LFCLKSTAT;
- __IM uint32_t LFCLKSRCCOPY;
- __IM uint32_t RESERVED5[62];
- __IOM uint32_t LFCLKSRC;
- __IM uint32_t RESERVED6[7];
- __IOM uint32_t CTIV;
- } NRF_CLOCK_Type;
- typedef struct {
- __IM uint32_t RESERVED[30];
- __OM uint32_t TASKS_CONSTLAT;
- __OM uint32_t TASKS_LOWPWR;
- __IM uint32_t RESERVED1[34];
- __IOM uint32_t EVENTS_POFWARN;
- __IM uint32_t RESERVED2[2];
- __IOM uint32_t EVENTS_SLEEPENTER;
- __IOM uint32_t EVENTS_SLEEPEXIT;
- __IM uint32_t RESERVED3[122];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[61];
- __IOM uint32_t RESETREAS;
- __IM uint32_t RESERVED5[63];
- __OM uint32_t SYSTEMOFF;
- __IM uint32_t RESERVED6[3];
- __IOM uint32_t POFCON;
- __IM uint32_t RESERVED7[2];
- __IOM uint32_t GPREGRET;
- __IOM uint32_t GPREGRET2;
- __IM uint32_t RESERVED8[21];
- __IOM uint32_t DCDCEN;
- __IM uint32_t RESERVED9[225];
- __IOM POWER_RAM_Type RAM[8];
- } NRF_POWER_Type;
- typedef struct {
- __IM uint32_t RESERVED[321];
- __IOM uint32_t OUT;
- __IOM uint32_t OUTSET;
- __IOM uint32_t OUTCLR;
- __IM uint32_t IN;
- __IOM uint32_t DIR;
- __IOM uint32_t DIRSET;
- __IOM uint32_t DIRCLR;
- __IOM uint32_t LATCH;
- __IOM uint32_t DETECTMODE;
- __IM uint32_t RESERVED1[118];
- __IOM uint32_t PIN_CNF[32];
- } NRF_GPIO_Type;
- typedef struct {
- __OM uint32_t TASKS_TXEN;
- __OM uint32_t TASKS_RXEN;
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_DISABLE;
- __OM uint32_t TASKS_RSSISTART;
- __OM uint32_t TASKS_RSSISTOP;
- __OM uint32_t TASKS_BCSTART;
- __OM uint32_t TASKS_BCSTOP;
- __IM uint32_t RESERVED[55];
- __IOM uint32_t EVENTS_READY;
- __IOM uint32_t EVENTS_ADDRESS;
- __IOM uint32_t EVENTS_PAYLOAD;
- __IOM uint32_t EVENTS_END;
- __IOM uint32_t EVENTS_DISABLED;
- __IOM uint32_t EVENTS_DEVMATCH;
- __IOM uint32_t EVENTS_DEVMISS;
- __IOM uint32_t EVENTS_RSSIEND;
- __IM uint32_t RESERVED1[2];
- __IOM uint32_t EVENTS_BCMATCH;
- __IM uint32_t RESERVED2;
- __IOM uint32_t EVENTS_CRCOK;
- __IOM uint32_t EVENTS_CRCERROR;
- __IM uint32_t RESERVED3[50];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED4[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED5[61];
- __IM uint32_t CRCSTATUS;
- __IM uint32_t RESERVED6;
- __IM uint32_t RXMATCH;
- __IM uint32_t RXCRC;
- __IM uint32_t DAI;
- __IM uint32_t RESERVED7[60];
- __IOM uint32_t PACKETPTR;
- __IOM uint32_t FREQUENCY;
- __IOM uint32_t TXPOWER;
- __IOM uint32_t MODE;
- __IOM uint32_t PCNF0;
- __IOM uint32_t PCNF1;
- __IOM uint32_t BASE0;
- __IOM uint32_t BASE1;
- __IOM uint32_t PREFIX0;
- __IOM uint32_t PREFIX1;
- __IOM uint32_t TXADDRESS;
- __IOM uint32_t RXADDRESSES;
- __IOM uint32_t CRCCNF;
- __IOM uint32_t CRCPOLY;
- __IOM uint32_t CRCINIT;
- __IM uint32_t RESERVED8;
- __IOM uint32_t TIFS;
- __IM uint32_t RSSISAMPLE;
- __IM uint32_t RESERVED9;
- __IM uint32_t STATE;
- __IOM uint32_t DATAWHITEIV;
- __IM uint32_t RESERVED10[2];
- __IOM uint32_t BCC;
- __IM uint32_t RESERVED11[39];
- __IOM uint32_t DAB[8];
- __IOM uint32_t DAP[8];
- __IOM uint32_t DACNF;
- __IM uint32_t RESERVED12[3];
- __IOM uint32_t MODECNF0;
- __IM uint32_t RESERVED13[618];
- __IOM uint32_t POWER;
- } NRF_RADIO_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __OM uint32_t TASKS_STOPRX;
- __OM uint32_t TASKS_STARTTX;
- __OM uint32_t TASKS_STOPTX;
- __IM uint32_t RESERVED[3];
- __OM uint32_t TASKS_SUSPEND;
- __IM uint32_t RESERVED1[56];
- __IOM uint32_t EVENTS_CTS;
- __IOM uint32_t EVENTS_NCTS;
- __IOM uint32_t EVENTS_RXDRDY;
- __IM uint32_t RESERVED2[4];
- __IOM uint32_t EVENTS_TXDRDY;
- __IM uint32_t RESERVED3;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_RXTO;
- __IM uint32_t RESERVED5[46];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED6[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED7[93];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED8[31];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED9;
- __IOM UART_PSEL_Type PSEL;
- __IM uint32_t RXD;
- __OM uint32_t TXD;
- __IM uint32_t RESERVED10;
- __IOM uint32_t BAUDRATE;
- __IM uint32_t RESERVED11[17];
- __IOM uint32_t CONFIG;
- } NRF_UART_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __OM uint32_t TASKS_STOPRX;
- __OM uint32_t TASKS_STARTTX;
- __OM uint32_t TASKS_STOPTX;
- __IM uint32_t RESERVED[7];
- __OM uint32_t TASKS_FLUSHRX;
- __IM uint32_t RESERVED1[52];
- __IOM uint32_t EVENTS_CTS;
- __IOM uint32_t EVENTS_NCTS;
- __IOM uint32_t EVENTS_RXDRDY;
- __IM uint32_t RESERVED2;
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED3[2];
- __IOM uint32_t EVENTS_TXDRDY;
- __IOM uint32_t EVENTS_ENDTX;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_RXTO;
- __IM uint32_t RESERVED5;
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED6;
- __IOM uint32_t EVENTS_TXSTOPPED;
- __IM uint32_t RESERVED7[41];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[93];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED10[31];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED11;
- __IOM UARTE_PSEL_Type PSEL;
- __IM uint32_t RESERVED12[3];
- __IOM uint32_t BAUDRATE;
- __IM uint32_t RESERVED13[3];
- __IOM UARTE_RXD_Type RXD;
- __IM uint32_t RESERVED14;
- __IOM UARTE_TXD_Type TXD;
- __IM uint32_t RESERVED15[7];
- __IOM uint32_t CONFIG;
- } NRF_UARTE_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STARTTX;
- __IM uint32_t RESERVED1[2];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED2;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED3[56];
- __IOM uint32_t EVENTS_STOPPED;
- __IOM uint32_t EVENTS_RXDREADY;
- __IM uint32_t RESERVED4[4];
- __IOM uint32_t EVENTS_TXDSENT;
- __IM uint32_t RESERVED5;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED6[4];
- __IOM uint32_t EVENTS_BB;
- __IM uint32_t RESERVED7[3];
- __IOM uint32_t EVENTS_SUSPENDED;
- __IM uint32_t RESERVED8[45];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED9[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED10[110];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED11[14];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED12;
- __IOM TWI_PSEL_Type PSEL;
- __IM uint32_t RESERVED13[2];
- __IM uint32_t RXD;
- __IOM uint32_t TXD;
- __IM uint32_t RESERVED14;
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED15[24];
- __IOM uint32_t ADDRESS;
- } NRF_TWI_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STARTTX;
- __IM uint32_t RESERVED1[2];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED2;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED3[56];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED5[8];
- __IOM uint32_t EVENTS_SUSPENDED;
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED6[2];
- __IOM uint32_t EVENTS_LASTRX;
- __IOM uint32_t EVENTS_LASTTX;
- __IM uint32_t RESERVED7[39];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[110];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED10[14];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED11;
- __IOM TWIM_PSEL_Type PSEL;
- __IM uint32_t RESERVED12[5];
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED13[3];
- __IOM TWIM_RXD_Type RXD;
- __IOM TWIM_TXD_Type TXD;
- __IM uint32_t RESERVED14[13];
- __IOM uint32_t ADDRESS;
- } NRF_TWIM_Type;
- typedef struct {
- __IM uint32_t RESERVED[5];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED2[3];
- __OM uint32_t TASKS_PREPARERX;
- __OM uint32_t TASKS_PREPARETX;
- __IM uint32_t RESERVED3[51];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED5[9];
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED6[4];
- __IOM uint32_t EVENTS_WRITE;
- __IOM uint32_t EVENTS_READ;
- __IM uint32_t RESERVED7[37];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[113];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t MATCH;
- __IM uint32_t RESERVED10[10];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED11;
- __IOM TWIS_PSEL_Type PSEL;
- __IM uint32_t RESERVED12[9];
- __IOM TWIS_RXD_Type RXD;
- __IOM TWIS_TXD_Type TXD;
- __IM uint32_t RESERVED13[13];
- __IOM uint32_t ADDRESS[2];
- __IM uint32_t RESERVED14;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED15[10];
- __IOM uint32_t ORC;
- } NRF_TWIS_Type;
- typedef struct {
- __IM uint32_t RESERVED[66];
- __IOM uint32_t EVENTS_READY;
- __IM uint32_t RESERVED1[126];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[125];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED3;
- __IOM SPI_PSEL_Type PSEL;
- __IM uint32_t RESERVED4;
- __IM uint32_t RXD;
- __IOM uint32_t TXD;
- __IM uint32_t RESERVED5;
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED6[11];
- __IOM uint32_t CONFIG;
- } NRF_SPI_Type;
- typedef struct {
- __IM uint32_t RESERVED[4];
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED2[56];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED3[2];
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED4;
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED5;
- __IOM uint32_t EVENTS_ENDTX;
- __IM uint32_t RESERVED6[10];
- __IOM uint32_t EVENTS_STARTED;
- __IM uint32_t RESERVED7[44];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[125];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED10;
- __IOM SPIM_PSEL_Type PSEL;
- __IM uint32_t RESERVED11[4];
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED12[3];
- __IOM SPIM_RXD_Type RXD;
- __IOM SPIM_TXD_Type TXD;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED13[26];
- __IOM uint32_t ORC;
- } NRF_SPIM_Type;
- typedef struct {
- __IM uint32_t RESERVED[9];
- __OM uint32_t TASKS_ACQUIRE;
- __OM uint32_t TASKS_RELEASE;
- __IM uint32_t RESERVED1[54];
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED2[2];
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED3[5];
- __IOM uint32_t EVENTS_ACQUIRED;
- __IM uint32_t RESERVED4[53];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED5[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED6[61];
- __IM uint32_t SEMSTAT;
- __IM uint32_t RESERVED7[15];
- __IOM uint32_t STATUS;
- __IM uint32_t RESERVED8[47];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED9;
- __IOM SPIS_PSEL_Type PSEL;
- __IM uint32_t RESERVED10[7];
- __IOM SPIS_RXD_Type RXD;
- __IOM SPIS_TXD_Type TXD;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED11;
- __IOM uint32_t DEF;
- __IM uint32_t RESERVED12[24];
- __IOM uint32_t ORC;
- } NRF_SPIS_Type;
- typedef struct {
- __OM uint32_t TASKS_OUT[8];
- __IM uint32_t RESERVED[4];
- __OM uint32_t TASKS_SET[8];
- __IM uint32_t RESERVED1[4];
- __OM uint32_t TASKS_CLR[8];
- __IM uint32_t RESERVED2[32];
- __IOM uint32_t EVENTS_IN[8];
- __IM uint32_t RESERVED3[23];
- __IOM uint32_t EVENTS_PORT;
- __IM uint32_t RESERVED4[97];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED5[129];
- __IOM uint32_t CONFIG[8];
- } NRF_GPIOTE_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_SAMPLE;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_CALIBRATEOFFSET;
- __IM uint32_t RESERVED[60];
- __IOM uint32_t EVENTS_STARTED;
- __IOM uint32_t EVENTS_END;
- __IOM uint32_t EVENTS_DONE;
- __IOM uint32_t EVENTS_RESULTDONE;
- __IOM uint32_t EVENTS_CALIBRATEDONE;
- __IOM uint32_t EVENTS_STOPPED;
- __IOM SAADC_EVENTS_CH_Type EVENTS_CH[8];
- __IM uint32_t RESERVED1[106];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[61];
- __IM uint32_t STATUS;
- __IM uint32_t RESERVED3[63];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED4[3];
- __IOM SAADC_CH_Type CH[8];
- __IM uint32_t RESERVED5[24];
- __IOM uint32_t RESOLUTION;
- __IOM uint32_t OVERSAMPLE;
- __IOM uint32_t SAMPLERATE;
- __IM uint32_t RESERVED6[12];
- __IOM SAADC_RESULT_Type RESULT;
- } NRF_SAADC_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_COUNT;
- __OM uint32_t TASKS_CLEAR;
- __OM uint32_t TASKS_SHUTDOWN;
- __IM uint32_t RESERVED[11];
- __OM uint32_t TASKS_CAPTURE[6];
- __IM uint32_t RESERVED1[58];
- __IOM uint32_t EVENTS_COMPARE[6];
- __IM uint32_t RESERVED2[42];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED3[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[126];
- __IOM uint32_t MODE;
- __IOM uint32_t BITMODE;
- __IM uint32_t RESERVED5;
- __IOM uint32_t PRESCALER;
- __IM uint32_t RESERVED6[11];
- __IOM uint32_t CC[6];
- } NRF_TIMER_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_CLEAR;
- __OM uint32_t TASKS_TRIGOVRFLW;
- __IM uint32_t RESERVED[60];
- __IOM uint32_t EVENTS_TICK;
- __IOM uint32_t EVENTS_OVRFLW;
- __IM uint32_t RESERVED1[14];
- __IOM uint32_t EVENTS_COMPARE[4];
- __IM uint32_t RESERVED2[109];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[13];
- __IOM uint32_t EVTEN;
- __IOM uint32_t EVTENSET;
- __IOM uint32_t EVTENCLR;
- __IM uint32_t RESERVED4[110];
- __IM uint32_t COUNTER;
- __IOM uint32_t PRESCALER;
- __IM uint32_t RESERVED5[13];
- __IOM uint32_t CC[4];
- } NRF_RTC_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[62];
- __IOM uint32_t EVENTS_DATARDY;
- __IM uint32_t RESERVED1[128];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[127];
- __IM int32_t TEMP;
- __IM uint32_t RESERVED3[5];
- __IOM uint32_t A0;
- __IOM uint32_t A1;
- __IOM uint32_t A2;
- __IOM uint32_t A3;
- __IOM uint32_t A4;
- __IOM uint32_t A5;
- __IM uint32_t RESERVED4[2];
- __IOM uint32_t B0;
- __IOM uint32_t B1;
- __IOM uint32_t B2;
- __IOM uint32_t B3;
- __IOM uint32_t B4;
- __IOM uint32_t B5;
- __IM uint32_t RESERVED5[2];
- __IOM uint32_t T0;
- __IOM uint32_t T1;
- __IOM uint32_t T2;
- __IOM uint32_t T3;
- __IOM uint32_t T4;
- } NRF_TEMP_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[62];
- __IOM uint32_t EVENTS_VALRDY;
- __IM uint32_t RESERVED1[63];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[126];
- __IOM uint32_t CONFIG;
- __IM uint32_t VALUE;
- } NRF_RNG_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTECB;
- __OM uint32_t TASKS_STOPECB;
- __IM uint32_t RESERVED[62];
- __IOM uint32_t EVENTS_ENDECB;
- __IOM uint32_t EVENTS_ERRORECB;
- __IM uint32_t RESERVED1[127];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[126];
- __IOM uint32_t ECBDATAPTR;
- } NRF_ECB_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1[61];
- __IOM uint32_t EVENTS_END;
- __IOM uint32_t EVENTS_RESOLVED;
- __IOM uint32_t EVENTS_NOTRESOLVED;
- __IM uint32_t RESERVED2[126];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t STATUS;
- __IM uint32_t RESERVED4[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t NIRK;
- __IOM uint32_t IRKPTR;
- __IM uint32_t RESERVED5;
- __IOM uint32_t ADDRPTR;
- __IOM uint32_t SCRATCHPTR;
- } NRF_AAR_Type;
- typedef struct {
- __OM uint32_t TASKS_KSGEN;
- __OM uint32_t TASKS_CRYPT;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_RATEOVERRIDE;
- __IM uint32_t RESERVED[60];
- __IOM uint32_t EVENTS_ENDKSGEN;
- __IOM uint32_t EVENTS_ENDCRYPT;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED1[61];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t MICSTATUS;
- __IM uint32_t RESERVED4[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t MODE;
- __IOM uint32_t CNFPTR;
- __IOM uint32_t INPTR;
- __IOM uint32_t OUTPTR;
- __IOM uint32_t SCRATCHPTR;
- __IOM uint32_t MAXPACKETSIZE;
- __IOM uint32_t RATEOVERRIDE;
- } NRF_CCM_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __IM uint32_t RESERVED[63];
- __IOM uint32_t EVENTS_TIMEOUT;
- __IM uint32_t RESERVED1[128];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[61];
- __IM uint32_t RUNSTATUS;
- __IM uint32_t REQSTATUS;
- __IM uint32_t RESERVED3[63];
- __IOM uint32_t CRV;
- __IOM uint32_t RREN;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED4[60];
- __OM uint32_t RR[8];
- } NRF_WDT_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_READCLRACC;
- __OM uint32_t TASKS_RDCLRACC;
- __OM uint32_t TASKS_RDCLRDBL;
- __IM uint32_t RESERVED[59];
- __IOM uint32_t EVENTS_SAMPLERDY;
- __IOM uint32_t EVENTS_REPORTRDY;
- __IOM uint32_t EVENTS_ACCOF;
- __IOM uint32_t EVENTS_DBLRDY;
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED1[59];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[125];
- __IOM uint32_t ENABLE;
- __IOM uint32_t LEDPOL;
- __IOM uint32_t SAMPLEPER;
- __IM int32_t SAMPLE;
- __IOM uint32_t REPORTPER;
- __IM int32_t ACC;
- __IM int32_t ACCREAD;
- __IOM QDEC_PSEL_Type PSEL;
- __IOM uint32_t DBFEN;
- __IM uint32_t RESERVED4[5];
- __IOM uint32_t LEDPRE;
- __IM uint32_t ACCDBL;
- __IM uint32_t ACCDBLREAD;
- } NRF_QDEC_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_SAMPLE;
- __IM uint32_t RESERVED[61];
- __IOM uint32_t EVENTS_READY;
- __IOM uint32_t EVENTS_DOWN;
- __IOM uint32_t EVENTS_UP;
- __IOM uint32_t EVENTS_CROSS;
- __IM uint32_t RESERVED1[60];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t RESULT;
- __IM uint32_t RESERVED4[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t PSEL;
- __IOM uint32_t REFSEL;
- __IOM uint32_t EXTREFSEL;
- __IM uint32_t RESERVED5[8];
- __IOM uint32_t TH;
- __IOM uint32_t MODE;
- __IOM uint32_t HYST;
- } NRF_COMP_Type;
- typedef struct {
- __OM uint32_t TASKS_TRIGGER[16];
- __IM uint32_t RESERVED[48];
- __IOM uint32_t EVENTS_TRIGGERED[16];
- __IM uint32_t RESERVED1[112];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- } NRF_EGU_Type;
- typedef struct {
- __IM uint32_t UNUSED;
- } NRF_SWI_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_SEQSTART[2];
- __OM uint32_t TASKS_NEXTSTEP;
- __IM uint32_t RESERVED1[60];
- __IOM uint32_t EVENTS_STOPPED;
- __IOM uint32_t EVENTS_SEQSTARTED[2];
- __IOM uint32_t EVENTS_SEQEND[2];
- __IOM uint32_t EVENTS_PWMPERIODEND;
- __IOM uint32_t EVENTS_LOOPSDONE;
- __IM uint32_t RESERVED2[56];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED3[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[125];
- __IOM uint32_t ENABLE;
- __IOM uint32_t MODE;
- __IOM uint32_t COUNTERTOP;
- __IOM uint32_t PRESCALER;
- __IOM uint32_t DECODER;
- __IOM uint32_t LOOP;
- __IM uint32_t RESERVED5[2];
- __IOM PWM_SEQ_Type SEQ[2];
- __IOM PWM_PSEL_Type PSEL;
- } NRF_PWM_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[62];
- __IOM uint32_t EVENTS_STARTED;
- __IOM uint32_t EVENTS_STOPPED;
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED1[125];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[125];
- __IOM uint32_t ENABLE;
- __IOM uint32_t PDMCLKCTRL;
- __IOM uint32_t MODE;
- __IM uint32_t RESERVED3[3];
- __IOM uint32_t GAINL;
- __IOM uint32_t GAINR;
- __IM uint32_t RESERVED4[8];
- __IOM PDM_PSEL_Type PSEL;
- __IM uint32_t RESERVED5[6];
- __IOM PDM_SAMPLE_Type SAMPLE;
- } NRF_PDM_Type;
- typedef struct {
- __IM uint32_t RESERVED[256];
- __IM uint32_t READY;
- __IM uint32_t RESERVED1[64];
- __IOM uint32_t CONFIG;
-
- union {
- __IOM uint32_t ERASEPAGE;
- __IOM uint32_t ERASEPCR1;
- };
- __IOM uint32_t ERASEALL;
- __IOM uint32_t ERASEPCR0;
- __IOM uint32_t ERASEUICR;
- __IOM uint32_t ERASEPAGEPARTIAL;
- __IOM uint32_t ERASEPAGEPARTIALCFG;
- } NRF_NVMC_Type;
- typedef struct {
- __OM PPI_TASKS_CHG_Type TASKS_CHG[6];
- __IM uint32_t RESERVED[308];
- __IOM uint32_t CHEN;
- __IOM uint32_t CHENSET;
- __IOM uint32_t CHENCLR;
- __IM uint32_t RESERVED1;
- __IOM PPI_CH_Type CH[20];
- __IM uint32_t RESERVED2[148];
- __IOM uint32_t CHG[6];
- __IM uint32_t RESERVED3[62];
- __IOM PPI_FORK_Type FORK[32];
- } NRF_PPI_Type;
-
- #define NRF_FICR_BASE 0x10000000UL
- #define NRF_UICR_BASE 0x10001000UL
- #define NRF_BPROT_BASE 0x40000000UL
- #define NRF_CLOCK_BASE 0x40000000UL
- #define NRF_POWER_BASE 0x40000000UL
- #define NRF_P0_BASE 0x50000000UL
- #define NRF_RADIO_BASE 0x40001000UL
- #define NRF_UART0_BASE 0x40002000UL
- #define NRF_UARTE0_BASE 0x40002000UL
- #define NRF_TWI0_BASE 0x40003000UL
- #define NRF_TWIM0_BASE 0x40003000UL
- #define NRF_TWIS0_BASE 0x40003000UL
- #define NRF_SPI0_BASE 0x40004000UL
- #define NRF_SPIM0_BASE 0x40004000UL
- #define NRF_SPIS0_BASE 0x40004000UL
- #define NRF_GPIOTE_BASE 0x40006000UL
- #define NRF_SAADC_BASE 0x40007000UL
- #define NRF_TIMER0_BASE 0x40008000UL
- #define NRF_TIMER1_BASE 0x40009000UL
- #define NRF_TIMER2_BASE 0x4000A000UL
- #define NRF_RTC0_BASE 0x4000B000UL
- #define NRF_TEMP_BASE 0x4000C000UL
- #define NRF_RNG_BASE 0x4000D000UL
- #define NRF_ECB_BASE 0x4000E000UL
- #define NRF_AAR_BASE 0x4000F000UL
- #define NRF_CCM_BASE 0x4000F000UL
- #define NRF_WDT_BASE 0x40010000UL
- #define NRF_RTC1_BASE 0x40011000UL
- #define NRF_QDEC_BASE 0x40012000UL
- #define NRF_COMP_BASE 0x40013000UL
- #define NRF_EGU0_BASE 0x40014000UL
- #define NRF_SWI0_BASE 0x40014000UL
- #define NRF_EGU1_BASE 0x40015000UL
- #define NRF_SWI1_BASE 0x40015000UL
- #define NRF_SWI2_BASE 0x40016000UL
- #define NRF_SWI3_BASE 0x40017000UL
- #define NRF_SWI4_BASE 0x40018000UL
- #define NRF_SWI5_BASE 0x40019000UL
- #define NRF_PWM0_BASE 0x4001C000UL
- #define NRF_PDM_BASE 0x4001D000UL
- #define NRF_NVMC_BASE 0x4001E000UL
- #define NRF_PPI_BASE 0x4001F000UL
-
- #define NRF_FICR ((NRF_FICR_Type*) NRF_FICR_BASE)
- #define NRF_UICR ((NRF_UICR_Type*) NRF_UICR_BASE)
- #define NRF_BPROT ((NRF_BPROT_Type*) NRF_BPROT_BASE)
- #define NRF_CLOCK ((NRF_CLOCK_Type*) NRF_CLOCK_BASE)
- #define NRF_POWER ((NRF_POWER_Type*) NRF_POWER_BASE)
- #define NRF_P0 ((NRF_GPIO_Type*) NRF_P0_BASE)
- #define NRF_RADIO ((NRF_RADIO_Type*) NRF_RADIO_BASE)
- #define NRF_UART0 ((NRF_UART_Type*) NRF_UART0_BASE)
- #define NRF_UARTE0 ((NRF_UARTE_Type*) NRF_UARTE0_BASE)
- #define NRF_TWI0 ((NRF_TWI_Type*) NRF_TWI0_BASE)
- #define NRF_TWIM0 ((NRF_TWIM_Type*) NRF_TWIM0_BASE)
- #define NRF_TWIS0 ((NRF_TWIS_Type*) NRF_TWIS0_BASE)
- #define NRF_SPI0 ((NRF_SPI_Type*) NRF_SPI0_BASE)
- #define NRF_SPIM0 ((NRF_SPIM_Type*) NRF_SPIM0_BASE)
- #define NRF_SPIS0 ((NRF_SPIS_Type*) NRF_SPIS0_BASE)
- #define NRF_GPIOTE ((NRF_GPIOTE_Type*) NRF_GPIOTE_BASE)
- #define NRF_SAADC ((NRF_SAADC_Type*) NRF_SAADC_BASE)
- #define NRF_TIMER0 ((NRF_TIMER_Type*) NRF_TIMER0_BASE)
- #define NRF_TIMER1 ((NRF_TIMER_Type*) NRF_TIMER1_BASE)
- #define NRF_TIMER2 ((NRF_TIMER_Type*) NRF_TIMER2_BASE)
- #define NRF_RTC0 ((NRF_RTC_Type*) NRF_RTC0_BASE)
- #define NRF_TEMP ((NRF_TEMP_Type*) NRF_TEMP_BASE)
- #define NRF_RNG ((NRF_RNG_Type*) NRF_RNG_BASE)
- #define NRF_ECB ((NRF_ECB_Type*) NRF_ECB_BASE)
- #define NRF_AAR ((NRF_AAR_Type*) NRF_AAR_BASE)
- #define NRF_CCM ((NRF_CCM_Type*) NRF_CCM_BASE)
- #define NRF_WDT ((NRF_WDT_Type*) NRF_WDT_BASE)
- #define NRF_RTC1 ((NRF_RTC_Type*) NRF_RTC1_BASE)
- #define NRF_QDEC ((NRF_QDEC_Type*) NRF_QDEC_BASE)
- #define NRF_COMP ((NRF_COMP_Type*) NRF_COMP_BASE)
- #define NRF_EGU0 ((NRF_EGU_Type*) NRF_EGU0_BASE)
- #define NRF_SWI0 ((NRF_SWI_Type*) NRF_SWI0_BASE)
- #define NRF_EGU1 ((NRF_EGU_Type*) NRF_EGU1_BASE)
- #define NRF_SWI1 ((NRF_SWI_Type*) NRF_SWI1_BASE)
- #define NRF_SWI2 ((NRF_SWI_Type*) NRF_SWI2_BASE)
- #define NRF_SWI3 ((NRF_SWI_Type*) NRF_SWI3_BASE)
- #define NRF_SWI4 ((NRF_SWI_Type*) NRF_SWI4_BASE)
- #define NRF_SWI5 ((NRF_SWI_Type*) NRF_SWI5_BASE)
- #define NRF_PWM0 ((NRF_PWM_Type*) NRF_PWM0_BASE)
- #define NRF_PDM ((NRF_PDM_Type*) NRF_PDM_BASE)
- #define NRF_NVMC ((NRF_NVMC_Type*) NRF_NVMC_BASE)
- #define NRF_PPI ((NRF_PPI_Type*) NRF_PPI_BASE)
-
- #if defined (__CC_ARM)
- #pragma pop
- #elif defined (__ICCARM__)
-
- #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
- #pragma clang diagnostic pop
- #elif defined (__GNUC__)
-
- #elif defined (__TMS470__)
-
- #elif defined (__TASKING__)
- #pragma warning restore
- #elif defined (__CSMC__)
-
- #endif
- #ifdef __cplusplus
- }
- #endif
- #endif
-
-
|