123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138 |
- #include "optiga/pal/pal_gpio.h"
- #include "optiga/pal/pal_ifx_i2c_config.h"
- #include "nrf_gpio.h"
- #include "pal_pin_config.h"
- void setup_nrf_gpio(uint32_t pin)
- {
-
- if (pin == OPTIGA_PIN_UNUSED) {
- return;
- }
-
- const uint32_t pin_nr = pin & ~OPTIGA_PIN_ALL_MASKS;
-
- nrf_gpio_cfg_output(pin_nr);
-
- nrf_gpio_pin_write(pin_nr, pin & OPTIGA_PIN_INITIAL_VAL_MASK);
- }
- void write_nrf_gpio(uint32_t pin, bool value)
- {
-
- if ((pin == OPTIGA_PIN_UNUSED) || (pin & OPTIGA_PIN_ONE_TIME_INIT_MASK)) {
- return;
- }
-
- const uint32_t pin_nr = pin & ~OPTIGA_PIN_ALL_MASKS;
- nrf_gpio_pin_write(pin_nr, value);
- }
- pal_status_t pal_gpio_init(const pal_gpio_t * p_gpio_context)
- {
- const uint32_t vdd_pin = (uint32_t)(optiga_vdd_0.p_gpio_hw);
- const uint32_t rst_pin = (uint32_t)(optiga_reset_0.p_gpio_hw);
- setup_nrf_gpio(vdd_pin);
- setup_nrf_gpio(rst_pin);
- return PAL_STATUS_SUCCESS;
- }
- void pal_gpio_set_high(const pal_gpio_t* p_gpio_context)
- {
- if (p_gpio_context != NULL)
- {
- write_nrf_gpio((uint32_t)(p_gpio_context->p_gpio_hw), true);
- }
- }
- void pal_gpio_set_low(const pal_gpio_t* p_gpio_context)
- {
- if (p_gpio_context != NULL)
- {
- write_nrf_gpio((uint32_t)(p_gpio_context->p_gpio_hw), false);
- }
- }
|