123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220 |
- #ifndef _NRF5340_NETWORK_PERIPHERALS_H
- #define _NRF5340_NETWORK_PERIPHERALS_H
- #define CLOCK_PRESENT
- #define CLOCK_COUNT 1
- #define POWER_PRESENT
- #define POWER_COUNT 1
- #define NVMC_PRESENT
- #define NVMC_COUNT 1
- #define NVMC_FEATURE_CACHE_PRESENT
- #define VREQCTRL_PRESENT
- #define VREQCTRL_COUNT 1
- #define VMC_PRESENT
- #define VMC_COUNT 1
- #define VMC_FEATURE_RAM_REGISTERS_PRESENT
- #define VMC_FEATURE_RAM_REGISTERS_COUNT 4
- #define SYSTICK_PRESENT
- #define SYSTICK_COUNT 1
- #define IPC_PRESENT
- #define IPC_COUNT 1
- #define IPC_CH_NUM 16
- #define IPC_CONF_NUM 16
- #define IPC_GPMEM_NUM 2
- #define GPIO_PRESENT
- #define GPIO_COUNT 2
- #define P0_PIN_NUM 32
- #define P1_PIN_NUM 16
- #define P0_FEATURE_PINS_PRESENT 0xFFFFFFFFUL
- #define P1_FEATURE_PINS_PRESENT 0x0000FFFFUL
- #define ACL_PRESENT
- #define ACL_REGIONS_COUNT 8
- #define RADIO_PRESENT
- #define RADIO_COUNT 1
- #define RADIO_EASYDMA_MAXCNT_SIZE 9
- #define RADIO_FEATURE_IEEE_802_15_4_PRESENT
- #define RADIO_TXPOWER_TXPOWER_Max RADIO_TXPOWER_TXPOWER_0dBm
- #define AAR_PRESENT
- #define AAR_COUNT 1
- #define AAR_MAX_IRK_NUM 16
- #define ECB_PRESENT
- #define ECB_COUNT 1
- #define CCM_PRESENT
- #define CCM_COUNT 1
- #define DPPI_PRESENT
- #define DPPI_COUNT 1
- #define DPPI_CH_NUM 16
- #define DPPI_GROUP_NUM 6
- #define EGU_PRESENT
- #define EGU_COUNT 1
- #define EGU0_CH_NUM 16
- #define TIMER_PRESENT
- #define TIMER_COUNT 3
- #define TIMER0_MAX_SIZE 32
- #define TIMER1_MAX_SIZE 32
- #define TIMER2_MAX_SIZE 32
- #define TIMER0_CC_NUM 8
- #define TIMER1_CC_NUM 8
- #define TIMER2_CC_NUM 8
- #define RTC_PRESENT
- #define RTC_COUNT 2
- #define RTC0_CC_NUM 4
- #define RTC1_CC_NUM 4
- #define RNG_PRESENT
- #define RNG_COUNT 1
- #define WDT_PRESENT
- #define WDT_COUNT 1
- #define TEMP_PRESENT
- #define TEMP_COUNT 1
- #define UARTE_PRESENT
- #define UARTE_COUNT 1
- #define UARTE0_EASYDMA_MAXCNT_SIZE 16
- #define SPIM_PRESENT
- #define SPIM_COUNT 1
- #define SPIM0_MAX_DATARATE 8
- #define SPIM0_FEATURE_HARDWARE_CSN_PRESENT 0
- #define SPIM0_FEATURE_DCX_PRESENT 0
- #define SPIM0_FEATURE_RXDELAY_PRESENT 0
- #define SPIM0_EASYDMA_MAXCNT_SIZE 16
- #define SPIS_PRESENT
- #define SPIS_COUNT 1
- #define SPIS0_EASYDMA_MAXCNT_SIZE 16
- #define TWIM_PRESENT
- #define TWIM_COUNT 1
- #define TWIM0_EASYDMA_MAXCNT_SIZE 16
- #define TWIS_PRESENT
- #define TWIS_COUNT 1
- #define TWIS0_EASYDMA_MAXCNT_SIZE 16
- #define GPIOTE_PRESENT
- #define GPIOTE_COUNT 1
- #define GPIOTE_CH_NUM 8
- #define GPIOTE_FEATURE_SET_PRESENT
- #define GPIOTE_FEATURE_CLR_PRESENT
- #define SWI_PRESENT
- #define SWI_COUNT 4
- #define MUTEX_PRESENT
- #define MUTEX_COUNT 1
- #endif
|