12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467 |
- #ifndef NRF5340_APPLICATION_H
- #define NRF5340_APPLICATION_H
- #ifdef __cplusplus
- extern "C" {
- #endif
- typedef enum {
- Reset_IRQn = -15,
- NonMaskableInt_IRQn = -14,
- HardFault_IRQn = -13,
- MemoryManagement_IRQn = -12,
- BusFault_IRQn = -11,
- UsageFault_IRQn = -10,
- SecureFault_IRQn = -9,
- SVCall_IRQn = -5,
- DebugMonitor_IRQn = -4,
- PendSV_IRQn = -2,
- SysTick_IRQn = -1,
- FPU_IRQn = 0,
- CACHE_IRQn = 1,
- SPU_IRQn = 3,
- CLOCK_POWER_IRQn = 5,
- SPIM0_SPIS0_TWIM0_TWIS0_UARTE0_IRQn= 8,
- SPIM1_SPIS1_TWIM1_TWIS1_UARTE1_IRQn= 9,
- SPIM4_IRQn = 10,
- SPIM2_SPIS2_TWIM2_TWIS2_UARTE2_IRQn= 11,
- SPIM3_SPIS3_TWIM3_TWIS3_UARTE3_IRQn= 12,
- GPIOTE0_IRQn = 13,
- SAADC_IRQn = 14,
- TIMER0_IRQn = 15,
- TIMER1_IRQn = 16,
- TIMER2_IRQn = 17,
- RTC0_IRQn = 20,
- RTC1_IRQn = 21,
- WDT0_IRQn = 24,
- WDT1_IRQn = 25,
- COMP_LPCOMP_IRQn = 26,
- EGU0_IRQn = 27,
- EGU1_IRQn = 28,
- EGU2_IRQn = 29,
- EGU3_IRQn = 30,
- EGU4_IRQn = 31,
- EGU5_IRQn = 32,
- PWM0_IRQn = 33,
- PWM1_IRQn = 34,
- PWM2_IRQn = 35,
- PWM3_IRQn = 36,
- PDM0_IRQn = 38,
- I2S0_IRQn = 40,
- IPC_IRQn = 42,
- QSPI_IRQn = 43,
- NFCT_IRQn = 45,
- GPIOTE1_IRQn = 47,
- QDEC0_IRQn = 51,
- QDEC1_IRQn = 52,
- USBD_IRQn = 54,
- USBREGULATOR_IRQn = 55,
- KMU_IRQn = 57,
- CRYPTOCELL_IRQn = 68
- } IRQn_Type;
- #define __CM33_REV 0x0004U
- #define __DSP_PRESENT 1
- #define __NVIC_PRIO_BITS 3
- #define __Vendor_SysTickConfig 0
- #define __VTOR_PRESENT 1
- #define __MPU_PRESENT 1
- #define __FPU_PRESENT 1
- #define __FPU_DP 0
- #define __SAUREGION_PRESENT 0
-
- #include "core_cm33.h"
- #include "system_nrf5340_application.h"
- #ifndef __IM
- #define __IM __I
- #endif
- #ifndef __OM
- #define __OM __O
- #endif
- #ifndef __IOM
- #define __IOM __IO
- #endif
- typedef struct {
- __IOM uint32_t DATA0;
- __IOM uint32_t DATA1;
- __IOM uint32_t DATA2;
- __IOM uint32_t DATA3;
- } CACHEDATA_SET_WAY_Type;
- typedef struct {
- __IOM CACHEDATA_SET_WAY_Type WAY[2];
- } CACHEDATA_SET_Type;
- typedef struct {
- __IOM uint32_t WAY[2];
- } CACHEINFO_SET_Type;
- typedef struct {
- __IM uint32_t CONFIGID;
- __IM uint32_t DEVICEID[2];
- __IM uint32_t PART;
- __IM uint32_t VARIANT;
- __IM uint32_t PACKAGE;
- __IM uint32_t RAM;
- __IM uint32_t FLASH;
- __IM uint32_t CODEPAGESIZE;
- __IM uint32_t CODESIZE;
- __IM uint32_t DEVICETYPE;
- } FICR_INFO_Type;
- typedef struct {
- __IOM uint32_t* ADDR;
- __IM uint32_t DATA;
- } FICR_TRIMCNF_Type;
- typedef struct {
- __IM uint32_t TAGHEADER0;
- __IM uint32_t TAGHEADER1;
- __IM uint32_t TAGHEADER2;
- __IM uint32_t TAGHEADER3;
- } FICR_NFC_Type;
- typedef struct {
- __IM uint32_t BYTES;
- __IM uint32_t RCCUTOFF;
- __IM uint32_t APCUTOFF;
- __IM uint32_t STARTUP;
- __IM uint32_t ROSC1;
- __IM uint32_t ROSC2;
- __IM uint32_t ROSC3;
- __IM uint32_t ROSC4;
- } FICR_TRNG90B_Type;
- typedef struct {
- __IOM uint32_t DEST;
- __IOM uint32_t PERM;
- } UICR_KEYSLOT_CONFIG_Type;
- typedef struct {
- __IOM uint32_t VALUE[4];
- } UICR_KEYSLOT_KEY_Type;
- typedef struct {
- __IOM UICR_KEYSLOT_CONFIG_Type CONFIG[128];
- __IOM UICR_KEYSLOT_KEY_Type KEY[128];
- } UICR_KEYSLOT_Type;
- typedef struct {
- __IOM uint32_t TRACECLK;
- __IOM uint32_t TRACEDATA0;
- __IOM uint32_t TRACEDATA1;
- __IOM uint32_t TRACEDATA2;
- __IOM uint32_t TRACEDATA3;
- } TAD_PSEL_Type;
- typedef struct {
- __IOM uint32_t PROTECT;
- } DCNF_EXTPERI_Type;
- typedef struct {
- __IOM uint32_t PROTECT;
- } DCNF_EXTRAM_Type;
- typedef struct {
- __IOM uint32_t PROTECT;
- } DCNF_EXTCODE_Type;
- typedef struct {
- __IM uint32_t IHIT;
- __IM uint32_t IMISS;
- __IM uint32_t DHIT;
- __IM uint32_t DMISS;
- __IM uint32_t RESERVED[4];
- } CACHE_PROFILING_Type;
- typedef struct {
- __IOM uint32_t PERM;
- } SPU_EXTDOMAIN_Type;
- typedef struct {
- __IOM uint32_t PERM;
- __IOM uint32_t LOCK;
- } SPU_DPPI_Type;
- typedef struct {
- __IOM uint32_t PERM;
- __IOM uint32_t LOCK;
- } SPU_GPIOPORT_Type;
- typedef struct {
- __IOM uint32_t REGION;
- __IOM uint32_t SIZE;
- } SPU_FLASHNSC_Type;
- typedef struct {
- __IOM uint32_t REGION;
- __IOM uint32_t SIZE;
- } SPU_RAMNSC_Type;
- typedef struct {
- __IOM uint32_t PERM;
- } SPU_FLASHREGION_Type;
- typedef struct {
- __IOM uint32_t PERM;
- } SPU_RAMREGION_Type;
- typedef struct {
- __IOM uint32_t PERM;
- } SPU_PERIPHID_Type;
- typedef struct {
- __IOM uint32_t BYPASS;
- __IM uint32_t RESERVED[3];
- __IOM uint32_t INTCAP;
- } OSCILLATORS_XOSC32KI_Type;
- typedef struct {
- __IOM uint32_t DCDCEN;
- } REGULATORS_VREGMAIN_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __IOM uint32_t DCDCEN;
- } REGULATORS_VREGRADIO_Type;
- typedef struct {
- __IOM uint32_t DCDCEN;
- } REGULATORS_VREGH_Type;
- typedef struct {
- __IOM uint32_t FREQUENCY;
- } CLOCK_HFCLKAUDIO_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __IOM uint32_t FORCEOFF;
- } RESET_NETWORK_Type;
- typedef struct {
- __IM uint32_t RXDATA;
- __IM uint32_t RXSTATUS;
- __IM uint32_t RESERVED[30];
- __IOM uint32_t TXDATA;
- __IM uint32_t TXSTATUS;
- } CTRLAPPERI_MAILBOX_Type;
- typedef struct {
- __IOM uint32_t LOCK;
- __IOM uint32_t DISABLE;
- } CTRLAPPERI_ERASEPROTECT_Type;
- typedef struct {
- __IOM uint32_t LOCK;
- __IOM uint32_t DISABLE;
- } CTRLAPPERI_APPROTECT_Type;
- typedef struct {
- __IOM uint32_t LOCK;
- __IOM uint32_t DISABLE;
- } CTRLAPPERI_SECUREAPPROTECT_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MOSI;
- __IOM uint32_t MISO;
- __IOM uint32_t CSN;
- } SPIM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIM_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIM_TXD_Type;
- typedef struct {
- __IOM uint32_t RXDELAY;
- __IOM uint32_t CSNDUR;
- } SPIM_IFTIMING_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MISO;
- __IOM uint32_t MOSI;
- __IOM uint32_t CSN;
- } SPIS_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIS_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIS_TXD_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWIM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIM_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIM_TXD_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWIS_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIS_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIS_TXD_Type;
- typedef struct {
- __IOM uint32_t RTS;
- __IOM uint32_t TXD;
- __IOM uint32_t CTS;
- __IOM uint32_t RXD;
- } UARTE_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } UARTE_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } UARTE_TXD_Type;
- typedef struct {
- __IOM uint32_t LIMITH;
- __IOM uint32_t LIMITL;
- } SAADC_EVENTS_CH_Type;
- typedef struct {
- __IOM uint32_t LIMITH;
- __IOM uint32_t LIMITL;
- } SAADC_PUBLISH_CH_Type;
- typedef struct {
- __IOM uint32_t PSELP;
- __IOM uint32_t PSELN;
- __IOM uint32_t CONFIG;
- __IOM uint32_t LIMIT;
- } SAADC_CH_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } SAADC_RESULT_Type;
- typedef struct {
- __OM uint32_t EN;
- __OM uint32_t DIS;
- } DPPIC_TASKS_CHG_Type;
- typedef struct {
- __IOM uint32_t EN;
- __IOM uint32_t DIS;
- } DPPIC_SUBSCRIBE_CHG_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t CNT;
- __IOM uint32_t REFRESH;
- __IOM uint32_t ENDDELAY;
- __IM uint32_t RESERVED[4];
- } PWM_SEQ_Type;
- typedef struct {
- __IOM uint32_t OUT[4];
- } PWM_PSEL_Type;
- typedef struct {
- __IOM uint32_t CLK;
- __IOM uint32_t DIN;
- } PDM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- } PDM_SAMPLE_Type;
- typedef struct {
- __IOM uint32_t MODE;
- __IOM uint32_t RXEN;
- __IOM uint32_t TXEN;
- __IOM uint32_t MCKEN;
- __IOM uint32_t MCKFREQ;
- __IOM uint32_t RATIO;
- __IOM uint32_t SWIDTH;
- __IOM uint32_t ALIGN;
- __IOM uint32_t FORMAT;
- __IOM uint32_t CHANNELS;
- __IOM uint32_t CLKCONFIG;
- } I2S_CONFIG_Type;
- typedef struct {
- __IOM uint32_t PTR;
- } I2S_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- } I2S_TXD_Type;
- typedef struct {
- __IOM uint32_t MAXCNT;
- } I2S_RXTXD_Type;
- typedef struct {
- __IOM uint32_t MCK;
- __IOM uint32_t SCK;
- __IOM uint32_t LRCK;
- __IOM uint32_t SDIN;
- __IOM uint32_t SDOUT;
- } I2S_PSEL_Type;
- typedef struct {
- __IOM uint32_t SRC;
- __IOM uint32_t DST;
- __IOM uint32_t CNT;
- } QSPI_READ_Type;
- typedef struct {
- __IOM uint32_t DST;
- __IOM uint32_t SRC;
- __IOM uint32_t CNT;
- } QSPI_WRITE_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t LEN;
- } QSPI_ERASE_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t CSN;
- __IM uint32_t RESERVED;
- __IOM uint32_t IO0;
- __IOM uint32_t IO1;
- __IOM uint32_t IO2;
- __IOM uint32_t IO3;
- } QSPI_PSEL_Type;
- typedef struct {
- __OM uint32_t KEY0;
- __OM uint32_t KEY1;
- __OM uint32_t KEY2;
- __OM uint32_t KEY3;
- __OM uint32_t NONCE0;
- __OM uint32_t NONCE1;
- __OM uint32_t NONCE2;
- __IOM uint32_t ENABLE;
- } QSPI_XIP_ENC_Type;
- typedef struct {
- __OM uint32_t KEY0;
- __OM uint32_t KEY1;
- __OM uint32_t KEY2;
- __OM uint32_t KEY3;
- __OM uint32_t NONCE0;
- __OM uint32_t NONCE1;
- __OM uint32_t NONCE2;
- __IOM uint32_t ENABLE;
- } QSPI_DMA_ENC_Type;
- typedef struct {
- __IOM uint32_t RX;
- } NFCT_FRAMESTATUS_Type;
- typedef struct {
- __IOM uint32_t FRAMECONFIG;
- __IOM uint32_t AMOUNT;
- } NFCT_TXD_Type;
- typedef struct {
- __IOM uint32_t FRAMECONFIG;
- __IM uint32_t AMOUNT;
- } NFCT_RXD_Type;
- typedef struct {
- __IOM uint32_t LED;
- __IOM uint32_t A;
- __IOM uint32_t B;
- } QDEC_PSEL_Type;
- typedef struct {
- __IM uint32_t EPIN[8];
- __IM uint32_t RESERVED;
- __IM uint32_t EPOUT[8];
- } USBD_HALTED_Type;
- typedef struct {
- __IOM uint32_t EPOUT[8];
- __IM uint32_t ISOOUT;
- } USBD_SIZE_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IM uint32_t RESERVED[2];
- } USBD_EPIN_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } USBD_ISOIN_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IM uint32_t RESERVED[2];
- } USBD_EPOUT_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } USBD_ISOOUT_Type;
- typedef struct {
- __IOM uint32_t POWER;
- __IOM uint32_t POWERSET;
- __IOM uint32_t POWERCLR;
- __IM uint32_t RESERVED;
- } VMC_RAM_Type;
-
- typedef struct {
- __IOM CACHEDATA_SET_Type SET[256];
- } NRF_CACHEDATA_Type;
- typedef struct {
- __IOM CACHEINFO_SET_Type SET[256];
- } NRF_CACHEINFO_Type;
- typedef struct {
- __IM uint32_t RESERVED[128];
- __IOM FICR_INFO_Type INFO;
- __IM uint32_t RESERVED1[53];
- __IOM FICR_TRIMCNF_Type TRIMCNF[32];
- __IM uint32_t RESERVED2[20];
- __IOM FICR_NFC_Type NFC;
- __IM uint32_t RESERVED3[488];
- __IOM FICR_TRNG90B_Type TRNG90B;
- __IM uint32_t XOSC32MTRIM;
- } NRF_FICR_Type;
- typedef struct {
- __IOM uint32_t APPROTECT;
- __IM uint32_t RESERVED[2];
- __IOM uint32_t EXTSUPPLY;
- __IOM uint32_t VREGHVOUT;
- __IOM uint32_t HFXOCNT;
- __IM uint32_t RESERVED1;
- __IOM uint32_t SECUREAPPROTECT;
- __IOM uint32_t ERASEPROTECT;
- __IOM uint32_t TINSTANCE;
- __IOM uint32_t NFCPINS;
- __IM uint32_t RESERVED2[53];
- __IOM uint32_t OTP[192];
- __IOM UICR_KEYSLOT_Type KEYSLOT;
- } NRF_UICR_Type;
- typedef struct {
- __IOM uint32_t CTICONTROL;
- __IM uint32_t RESERVED[3];
- __OM uint32_t CTIINTACK;
- __IOM uint32_t CTIAPPSET;
- __OM uint32_t CTIAPPCLEAR;
- __OM uint32_t CTIAPPPULSE;
- __IOM uint32_t CTIINEN[8];
- __IM uint32_t RESERVED1[24];
- __IOM uint32_t CTIOUTEN[8];
- __IM uint32_t RESERVED2[28];
- __IM uint32_t CTITRIGINSTATUS;
- __IM uint32_t CTITRIGOUTSTATUS;
- __IM uint32_t CTICHINSTATUS;
- __IM uint32_t RESERVED3;
- __IOM uint32_t CTIGATE;
- __IM uint32_t RESERVED4[926];
- __IM uint32_t DEVARCH;
- __IM uint32_t RESERVED5[2];
- __IM uint32_t DEVID;
- __IM uint32_t DEVTYPE;
- __IM uint32_t PIDR4;
- __IM uint32_t PIDR5;
- __IM uint32_t PIDR6;
- __IM uint32_t PIDR7;
- __IM uint32_t PIDR0;
- __IM uint32_t PIDR1;
- __IM uint32_t PIDR2;
- __IM uint32_t PIDR3;
- __IM uint32_t CIDR0;
- __IM uint32_t CIDR1;
- __IM uint32_t CIDR2;
- __IM uint32_t CIDR3;
- } NRF_CTI_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __OM uint32_t CLOCKSTART;
- __OM uint32_t CLOCKSTOP;
- __IM uint32_t RESERVED1[317];
- __IOM uint32_t ENABLE;
- __IOM TAD_PSEL_Type PSEL;
- __IOM uint32_t TRACEPORTSPEED;
- } NRF_TAD_Type;
- typedef struct {
- __IM uint32_t RESERVED[264];
- __IM uint32_t CPUID;
- __IM uint32_t RESERVED1[7];
- __IOM DCNF_EXTPERI_Type EXTPERI[1];
- __IM uint32_t RESERVED2[7];
- __IOM DCNF_EXTRAM_Type EXTRAM[1];
- __IM uint32_t RESERVED3[7];
- __IOM DCNF_EXTCODE_Type EXTCODE[1];
- } NRF_DCNF_Type;
- typedef struct {
- __IM uint32_t RESERVED[64];
- __IOM uint32_t EVENTS_INVALIDOPERATION;
- __IOM uint32_t EVENTS_DIVIDEBYZERO;
- __IOM uint32_t EVENTS_OVERFLOW;
- __IOM uint32_t EVENTS_UNDERFLOW;
- __IOM uint32_t EVENTS_INEXACT;
- __IOM uint32_t EVENTS_DENORMALINPUT;
- __IM uint32_t RESERVED1[122];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- } NRF_FPU_Type;
- typedef struct {
- __IM uint32_t RESERVED[256];
- __IOM CACHE_PROFILING_Type PROFILING[2];
- __IM uint32_t RESERVED1[48];
- __IOM uint32_t ENABLE;
- __OM uint32_t INVALIDATE;
- __OM uint32_t ERASE;
- __IOM uint32_t PROFILINGENABLE;
- __OM uint32_t PROFILINGCLEAR;
- __IOM uint32_t MODE;
- __IOM uint32_t DEBUGLOCK;
- __IOM uint32_t ERASESTATUS;
- __IOM uint32_t WRITELOCK;
- } NRF_CACHE_Type;
- typedef struct {
- __IM uint32_t RESERVED[64];
- __IOM uint32_t EVENTS_RAMACCERR;
- __IOM uint32_t EVENTS_FLASHACCERR;
- __IOM uint32_t EVENTS_PERIPHACCERR;
- __IM uint32_t RESERVED1[29];
- __IOM uint32_t PUBLISH_RAMACCERR;
- __IOM uint32_t PUBLISH_FLASHACCERR;
- __IOM uint32_t PUBLISH_PERIPHACCERR;
- __IM uint32_t RESERVED2[93];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t CAP;
- __IOM uint32_t CPULOCK;
- __IM uint32_t RESERVED4[14];
- __IOM SPU_EXTDOMAIN_Type EXTDOMAIN[1];
- __IM uint32_t RESERVED5[15];
- __IOM SPU_DPPI_Type DPPI[1];
- __IM uint32_t RESERVED6[14];
- __IOM SPU_GPIOPORT_Type GPIOPORT[2];
- __IM uint32_t RESERVED7[12];
- __IOM SPU_FLASHNSC_Type FLASHNSC[2];
- __IM uint32_t RESERVED8[12];
- __IOM SPU_RAMNSC_Type RAMNSC[2];
- __IM uint32_t RESERVED9[44];
- __IOM SPU_FLASHREGION_Type FLASHREGION[64];
- __IOM SPU_RAMREGION_Type RAMREGION[64];
- __IOM SPU_PERIPHID_Type PERIPHID[256];
- } NRF_SPU_Type;
- typedef struct {
- __IM uint32_t RESERVED[369];
- __IOM uint32_t XOSC32MCAPS;
- __IM uint32_t RESERVED1[62];
- __IOM OSCILLATORS_XOSC32KI_Type XOSC32KI;
- } NRF_OSCILLATORS_Type;
- typedef struct {
- __IM uint32_t RESERVED[266];
- __IM uint32_t MAINREGSTATUS;
- __IM uint32_t RESERVED1[53];
- __OM uint32_t SYSTEMOFF;
- __IM uint32_t RESERVED2[3];
- __IOM uint32_t POFCON;
- __IM uint32_t RESERVED3[124];
- __IOM REGULATORS_VREGMAIN_Type VREGMAIN;
- __IM uint32_t RESERVED4[126];
- __IOM REGULATORS_VREGRADIO_Type VREGRADIO;
- __IM uint32_t RESERVED5[126];
- __IOM REGULATORS_VREGH_Type VREGH;
- } NRF_REGULATORS_Type;
- typedef struct {
- __OM uint32_t TASKS_HFCLKSTART;
- __OM uint32_t TASKS_HFCLKSTOP;
- __OM uint32_t TASKS_LFCLKSTART;
- __OM uint32_t TASKS_LFCLKSTOP;
- __OM uint32_t TASKS_CAL;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_HFCLKAUDIOSTART;
- __OM uint32_t TASKS_HFCLKAUDIOSTOP;
- __OM uint32_t TASKS_HFCLK192MSTART;
- __OM uint32_t TASKS_HFCLK192MSTOP;
- __IM uint32_t RESERVED1[22];
- __IOM uint32_t SUBSCRIBE_HFCLKSTART;
- __IOM uint32_t SUBSCRIBE_HFCLKSTOP;
- __IOM uint32_t SUBSCRIBE_LFCLKSTART;
- __IOM uint32_t SUBSCRIBE_LFCLKSTOP;
- __IOM uint32_t SUBSCRIBE_CAL;
- __IM uint32_t RESERVED2;
- __IOM uint32_t SUBSCRIBE_HFCLKAUDIOSTART;
- __IOM uint32_t SUBSCRIBE_HFCLKAUDIOSTOP;
- __IOM uint32_t SUBSCRIBE_HFCLK192MSTART;
- __IOM uint32_t SUBSCRIBE_HFCLK192MSTOP;
- __IM uint32_t RESERVED3[22];
- __IOM uint32_t EVENTS_HFCLKSTARTED;
- __IOM uint32_t EVENTS_LFCLKSTARTED;
- __IM uint32_t RESERVED4[5];
- __IOM uint32_t EVENTS_DONE;
- __IOM uint32_t EVENTS_HFCLKAUDIOSTARTED;
- __IOM uint32_t EVENTS_HFCLK192MSTARTED;
- __IM uint32_t RESERVED5[22];
- __IOM uint32_t PUBLISH_HFCLKSTARTED;
- __IOM uint32_t PUBLISH_LFCLKSTARTED;
- __IM uint32_t RESERVED6[5];
- __IOM uint32_t PUBLISH_DONE;
- __IOM uint32_t PUBLISH_HFCLKAUDIOSTARTED;
- __IOM uint32_t PUBLISH_HFCLK192MSTARTED;
- __IM uint32_t RESERVED7[86];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t INTPEND;
- __IM uint32_t RESERVED8[62];
- __IM uint32_t HFCLKRUN;
- __IM uint32_t HFCLKSTAT;
- __IM uint32_t RESERVED9;
- __IM uint32_t LFCLKRUN;
- __IM uint32_t LFCLKSTAT;
- __IM uint32_t LFCLKSRCCOPY;
- __IM uint32_t RESERVED10[12];
- __IM uint32_t HFCLKAUDIORUN;
- __IM uint32_t HFCLKAUDIOSTAT;
- __IM uint32_t HFCLK192MRUN;
- __IM uint32_t HFCLK192MSTAT;
- __IM uint32_t RESERVED11[45];
- __IOM uint32_t HFCLKSRC;
- __IOM uint32_t LFCLKSRC;
- __IM uint32_t RESERVED12[15];
- __IOM uint32_t HFCLKCTRL;
- __IOM CLOCK_HFCLKAUDIO_Type HFCLKAUDIO;
- __IM uint32_t RESERVED13[4];
- __IOM uint32_t HFCLKALWAYSRUN;
- __IOM uint32_t LFCLKALWAYSRUN;
- __IM uint32_t RESERVED14;
- __IOM uint32_t HFCLKAUDIOALWAYSRUN;
- __IOM uint32_t HFCLK192MSRC;
- __IOM uint32_t HFCLK192MALWAYSRUN;
- __IM uint32_t RESERVED15[12];
- __IOM uint32_t HFCLK192MCTRL;
- } NRF_CLOCK_Type;
- typedef struct {
- __IM uint32_t RESERVED[30];
- __OM uint32_t TASKS_CONSTLAT;
- __OM uint32_t TASKS_LOWPWR;
- __IM uint32_t RESERVED1[30];
- __IOM uint32_t SUBSCRIBE_CONSTLAT;
- __IOM uint32_t SUBSCRIBE_LOWPWR;
- __IM uint32_t RESERVED2[2];
- __IOM uint32_t EVENTS_POFWARN;
- __IM uint32_t RESERVED3[2];
- __IOM uint32_t EVENTS_SLEEPENTER;
- __IOM uint32_t EVENTS_SLEEPEXIT;
- __IM uint32_t RESERVED4[27];
- __IOM uint32_t PUBLISH_POFWARN;
- __IM uint32_t RESERVED5[2];
- __IOM uint32_t PUBLISH_SLEEPENTER;
- __IOM uint32_t PUBLISH_SLEEPEXIT;
- __IM uint32_t RESERVED6[89];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED7[132];
- __IOM uint32_t GPREGRET[2];
- } NRF_POWER_Type;
- typedef struct {
- __IM uint32_t RESERVED[256];
- __IOM uint32_t RESETREAS;
- __IM uint32_t RESERVED1[131];
- __IOM RESET_NETWORK_Type NETWORK;
- } NRF_RESET_Type;
- typedef struct {
- __IM uint32_t RESERVED[256];
- __IOM CTRLAPPERI_MAILBOX_Type MAILBOX;
- __IM uint32_t RESERVED1[30];
- __IOM CTRLAPPERI_ERASEPROTECT_Type ERASEPROTECT;
- __IM uint32_t RESERVED2[14];
- __IOM CTRLAPPERI_APPROTECT_Type APPROTECT;
- __IOM CTRLAPPERI_SECUREAPPROTECT_Type SECUREAPPROTECT;
- __IM uint32_t RESERVED3[44];
- __IM uint32_t STATUS;
- } NRF_CTRLAPPERI_Type;
- typedef struct {
- __IM uint32_t RESERVED[4];
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED2[27];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IM uint32_t RESERVED3;
- __IOM uint32_t SUBSCRIBE_SUSPEND;
- __IOM uint32_t SUBSCRIBE_RESUME;
- __IM uint32_t RESERVED4[24];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED5[2];
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED6;
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED7;
- __IOM uint32_t EVENTS_ENDTX;
- __IM uint32_t RESERVED8[10];
- __IOM uint32_t EVENTS_STARTED;
- __IM uint32_t RESERVED9[13];
- __IOM uint32_t PUBLISH_STOPPED;
- __IM uint32_t RESERVED10[2];
- __IOM uint32_t PUBLISH_ENDRX;
- __IM uint32_t RESERVED11;
- __IOM uint32_t PUBLISH_END;
- __IM uint32_t RESERVED12;
- __IOM uint32_t PUBLISH_ENDTX;
- __IM uint32_t RESERVED13[10];
- __IOM uint32_t PUBLISH_STARTED;
- __IM uint32_t RESERVED14[12];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED15[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED16[61];
- __IOM uint32_t STALLSTAT;
- __IM uint32_t RESERVED17[63];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED18;
- __IOM SPIM_PSEL_Type PSEL;
- __IM uint32_t RESERVED19[3];
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED20[3];
- __IOM SPIM_RXD_Type RXD;
- __IOM SPIM_TXD_Type TXD;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED21[2];
- __IOM SPIM_IFTIMING_Type IFTIMING;
- __IOM uint32_t CSNPOL;
- __IOM uint32_t PSELDCX;
- __IOM uint32_t DCXCNT;
- __IM uint32_t RESERVED22[19];
- __IOM uint32_t ORC;
- } NRF_SPIM_Type;
- typedef struct {
- __IM uint32_t RESERVED[9];
- __OM uint32_t TASKS_ACQUIRE;
- __OM uint32_t TASKS_RELEASE;
- __IM uint32_t RESERVED1[30];
- __IOM uint32_t SUBSCRIBE_ACQUIRE;
- __IOM uint32_t SUBSCRIBE_RELEASE;
- __IM uint32_t RESERVED2[22];
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED3[2];
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED4[5];
- __IOM uint32_t EVENTS_ACQUIRED;
- __IM uint32_t RESERVED5[22];
- __IOM uint32_t PUBLISH_END;
- __IM uint32_t RESERVED6[2];
- __IOM uint32_t PUBLISH_ENDRX;
- __IM uint32_t RESERVED7[5];
- __IOM uint32_t PUBLISH_ACQUIRED;
- __IM uint32_t RESERVED8[21];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED9[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED10[61];
- __IM uint32_t SEMSTAT;
- __IM uint32_t RESERVED11[15];
- __IOM uint32_t STATUS;
- __IM uint32_t RESERVED12[47];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED13;
- __IOM SPIS_PSEL_Type PSEL;
- __IM uint32_t RESERVED14[7];
- __IOM SPIS_RXD_Type RXD;
- __IOM SPIS_TXD_Type TXD;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED15;
- __IOM uint32_t DEF;
- __IM uint32_t RESERVED16[24];
- __IOM uint32_t ORC;
- } NRF_SPIS_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STARTTX;
- __IM uint32_t RESERVED1[2];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED2;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED3[23];
- __IOM uint32_t SUBSCRIBE_STARTRX;
- __IM uint32_t RESERVED4;
- __IOM uint32_t SUBSCRIBE_STARTTX;
- __IM uint32_t RESERVED5[2];
- __IOM uint32_t SUBSCRIBE_STOP;
- __IM uint32_t RESERVED6;
- __IOM uint32_t SUBSCRIBE_SUSPEND;
- __IOM uint32_t SUBSCRIBE_RESUME;
- __IM uint32_t RESERVED7[24];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED8[7];
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED9[8];
- __IOM uint32_t EVENTS_SUSPENDED;
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED10[2];
- __IOM uint32_t EVENTS_LASTRX;
- __IOM uint32_t EVENTS_LASTTX;
- __IM uint32_t RESERVED11[8];
- __IOM uint32_t PUBLISH_STOPPED;
- __IM uint32_t RESERVED12[7];
- __IOM uint32_t PUBLISH_ERROR;
- __IM uint32_t RESERVED13[8];
- __IOM uint32_t PUBLISH_SUSPENDED;
- __IOM uint32_t PUBLISH_RXSTARTED;
- __IOM uint32_t PUBLISH_TXSTARTED;
- __IM uint32_t RESERVED14[2];
- __IOM uint32_t PUBLISH_LASTRX;
- __IOM uint32_t PUBLISH_LASTTX;
- __IM uint32_t RESERVED15[7];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED16[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED17[110];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED18[14];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED19;
- __IOM TWIM_PSEL_Type PSEL;
- __IM uint32_t RESERVED20[5];
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED21[3];
- __IOM TWIM_RXD_Type RXD;
- __IOM TWIM_TXD_Type TXD;
- __IM uint32_t RESERVED22[13];
- __IOM uint32_t ADDRESS;
- } NRF_TWIM_Type;
- typedef struct {
- __IM uint32_t RESERVED[5];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED2[3];
- __OM uint32_t TASKS_PREPARERX;
- __OM uint32_t TASKS_PREPARETX;
- __IM uint32_t RESERVED3[23];
- __IOM uint32_t SUBSCRIBE_STOP;
- __IM uint32_t RESERVED4;
- __IOM uint32_t SUBSCRIBE_SUSPEND;
- __IOM uint32_t SUBSCRIBE_RESUME;
- __IM uint32_t RESERVED5[3];
- __IOM uint32_t SUBSCRIBE_PREPARERX;
- __IOM uint32_t SUBSCRIBE_PREPARETX;
- __IM uint32_t RESERVED6[19];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED7[7];
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED8[9];
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED9[4];
- __IOM uint32_t EVENTS_WRITE;
- __IOM uint32_t EVENTS_READ;
- __IM uint32_t RESERVED10[6];
- __IOM uint32_t PUBLISH_STOPPED;
- __IM uint32_t RESERVED11[7];
- __IOM uint32_t PUBLISH_ERROR;
- __IM uint32_t RESERVED12[9];
- __IOM uint32_t PUBLISH_RXSTARTED;
- __IOM uint32_t PUBLISH_TXSTARTED;
- __IM uint32_t RESERVED13[4];
- __IOM uint32_t PUBLISH_WRITE;
- __IOM uint32_t PUBLISH_READ;
- __IM uint32_t RESERVED14[5];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED15[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED16[113];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t MATCH;
- __IM uint32_t RESERVED17[10];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED18;
- __IOM TWIS_PSEL_Type PSEL;
- __IM uint32_t RESERVED19[9];
- __IOM TWIS_RXD_Type RXD;
- __IOM TWIS_TXD_Type TXD;
- __IM uint32_t RESERVED20[13];
- __IOM uint32_t ADDRESS[2];
- __IM uint32_t RESERVED21;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED22[10];
- __IOM uint32_t ORC;
- } NRF_TWIS_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __OM uint32_t TASKS_STOPRX;
- __OM uint32_t TASKS_STARTTX;
- __OM uint32_t TASKS_STOPTX;
- __IM uint32_t RESERVED[7];
- __OM uint32_t TASKS_FLUSHRX;
- __IM uint32_t RESERVED1[20];
- __IOM uint32_t SUBSCRIBE_STARTRX;
- __IOM uint32_t SUBSCRIBE_STOPRX;
- __IOM uint32_t SUBSCRIBE_STARTTX;
- __IOM uint32_t SUBSCRIBE_STOPTX;
- __IM uint32_t RESERVED2[7];
- __IOM uint32_t SUBSCRIBE_FLUSHRX;
- __IM uint32_t RESERVED3[20];
- __IOM uint32_t EVENTS_CTS;
- __IOM uint32_t EVENTS_NCTS;
- __IOM uint32_t EVENTS_RXDRDY;
- __IM uint32_t RESERVED4;
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED5[2];
- __IOM uint32_t EVENTS_TXDRDY;
- __IOM uint32_t EVENTS_ENDTX;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED6[7];
- __IOM uint32_t EVENTS_RXTO;
- __IM uint32_t RESERVED7;
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED8;
- __IOM uint32_t EVENTS_TXSTOPPED;
- __IM uint32_t RESERVED9[9];
- __IOM uint32_t PUBLISH_CTS;
- __IOM uint32_t PUBLISH_NCTS;
- __IOM uint32_t PUBLISH_RXDRDY;
- __IM uint32_t RESERVED10;
- __IOM uint32_t PUBLISH_ENDRX;
- __IM uint32_t RESERVED11[2];
- __IOM uint32_t PUBLISH_TXDRDY;
- __IOM uint32_t PUBLISH_ENDTX;
- __IOM uint32_t PUBLISH_ERROR;
- __IM uint32_t RESERVED12[7];
- __IOM uint32_t PUBLISH_RXTO;
- __IM uint32_t RESERVED13;
- __IOM uint32_t PUBLISH_RXSTARTED;
- __IOM uint32_t PUBLISH_TXSTARTED;
- __IM uint32_t RESERVED14;
- __IOM uint32_t PUBLISH_TXSTOPPED;
- __IM uint32_t RESERVED15[9];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED16[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED17[93];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED18[31];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED19;
- __IOM UARTE_PSEL_Type PSEL;
- __IM uint32_t RESERVED20[3];
- __IOM uint32_t BAUDRATE;
- __IM uint32_t RESERVED21[3];
- __IOM UARTE_RXD_Type RXD;
- __IM uint32_t RESERVED22;
- __IOM UARTE_TXD_Type TXD;
- __IM uint32_t RESERVED23[7];
- __IOM uint32_t CONFIG;
- } NRF_UARTE_Type;
- typedef struct {
- __OM uint32_t TASKS_OUT[8];
- __IM uint32_t RESERVED[4];
- __OM uint32_t TASKS_SET[8];
- __IM uint32_t RESERVED1[4];
- __OM uint32_t TASKS_CLR[8];
- __IOM uint32_t SUBSCRIBE_OUT[8];
- __IM uint32_t RESERVED2[4];
- __IOM uint32_t SUBSCRIBE_SET[8];
- __IM uint32_t RESERVED3[4];
- __IOM uint32_t SUBSCRIBE_CLR[8];
- __IOM uint32_t EVENTS_IN[8];
- __IM uint32_t RESERVED4[23];
- __IOM uint32_t EVENTS_PORT;
- __IOM uint32_t PUBLISH_IN[8];
- __IM uint32_t RESERVED5[23];
- __IOM uint32_t PUBLISH_PORT;
- __IM uint32_t RESERVED6[65];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED7[126];
- __IOM uint32_t LATENCY;
- __IM uint32_t RESERVED8[2];
- __IOM uint32_t CONFIG[8];
- } NRF_GPIOTE_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_SAMPLE;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_CALIBRATEOFFSET;
- __IM uint32_t RESERVED[28];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_SAMPLE;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IOM uint32_t SUBSCRIBE_CALIBRATEOFFSET;
- __IM uint32_t RESERVED1[28];
- __IOM uint32_t EVENTS_STARTED;
- __IOM uint32_t EVENTS_END;
- __IOM uint32_t EVENTS_DONE;
- __IOM uint32_t EVENTS_RESULTDONE;
- __IOM uint32_t EVENTS_CALIBRATEDONE;
- __IOM uint32_t EVENTS_STOPPED;
- __IOM SAADC_EVENTS_CH_Type EVENTS_CH[8];
- __IM uint32_t RESERVED2[10];
- __IOM uint32_t PUBLISH_STARTED;
- __IOM uint32_t PUBLISH_END;
- __IOM uint32_t PUBLISH_DONE;
- __IOM uint32_t PUBLISH_RESULTDONE;
- __IOM uint32_t PUBLISH_CALIBRATEDONE;
- __IOM uint32_t PUBLISH_STOPPED;
- __IOM SAADC_PUBLISH_CH_Type PUBLISH_CH[8];
- __IM uint32_t RESERVED3[74];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[61];
- __IM uint32_t STATUS;
- __IM uint32_t RESERVED5[63];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED6[3];
- __IOM SAADC_CH_Type CH[8];
- __IM uint32_t RESERVED7[24];
- __IOM uint32_t RESOLUTION;
- __IOM uint32_t OVERSAMPLE;
- __IOM uint32_t SAMPLERATE;
- __IM uint32_t RESERVED8[12];
- __IOM SAADC_RESULT_Type RESULT;
- } NRF_SAADC_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_COUNT;
- __OM uint32_t TASKS_CLEAR;
- __OM uint32_t TASKS_SHUTDOWN;
- __IM uint32_t RESERVED[11];
- __OM uint32_t TASKS_CAPTURE[6];
- __IM uint32_t RESERVED1[10];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IOM uint32_t SUBSCRIBE_COUNT;
- __IOM uint32_t SUBSCRIBE_CLEAR;
- __IOM uint32_t SUBSCRIBE_SHUTDOWN;
- __IM uint32_t RESERVED2[11];
- __IOM uint32_t SUBSCRIBE_CAPTURE[6];
- __IM uint32_t RESERVED3[26];
- __IOM uint32_t EVENTS_COMPARE[6];
- __IM uint32_t RESERVED4[26];
- __IOM uint32_t PUBLISH_COMPARE[6];
- __IM uint32_t RESERVED5[10];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED6[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED7[126];
- __IOM uint32_t MODE;
- __IOM uint32_t BITMODE;
- __IM uint32_t RESERVED8;
- __IOM uint32_t PRESCALER;
- __IM uint32_t RESERVED9[11];
- __IOM uint32_t CC[6];
- __IM uint32_t RESERVED10[10];
- __IOM uint32_t ONESHOTEN[6];
- } NRF_TIMER_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_CLEAR;
- __OM uint32_t TASKS_TRIGOVRFLW;
- __IM uint32_t RESERVED[12];
- __OM uint32_t TASKS_CAPTURE[4];
- __IM uint32_t RESERVED1[12];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IOM uint32_t SUBSCRIBE_CLEAR;
- __IOM uint32_t SUBSCRIBE_TRIGOVRFLW;
- __IM uint32_t RESERVED2[12];
- __IOM uint32_t SUBSCRIBE_CAPTURE[4];
- __IM uint32_t RESERVED3[12];
- __IOM uint32_t EVENTS_TICK;
- __IOM uint32_t EVENTS_OVRFLW;
- __IM uint32_t RESERVED4[14];
- __IOM uint32_t EVENTS_COMPARE[4];
- __IM uint32_t RESERVED5[12];
- __IOM uint32_t PUBLISH_TICK;
- __IOM uint32_t PUBLISH_OVRFLW;
- __IM uint32_t RESERVED6[14];
- __IOM uint32_t PUBLISH_COMPARE[4];
- __IM uint32_t RESERVED7[12];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[13];
- __IOM uint32_t EVTEN;
- __IOM uint32_t EVTENSET;
- __IOM uint32_t EVTENCLR;
- __IM uint32_t RESERVED10[110];
- __IM uint32_t COUNTER;
- __IOM uint32_t PRESCALER;
- __IM uint32_t RESERVED11[13];
- __IOM uint32_t CC[4];
- } NRF_RTC_Type;
- typedef struct {
- __OM DPPIC_TASKS_CHG_Type TASKS_CHG[6];
- __IM uint32_t RESERVED[20];
- __IOM DPPIC_SUBSCRIBE_CHG_Type SUBSCRIBE_CHG[6];
- __IM uint32_t RESERVED1[276];
- __IOM uint32_t CHEN;
- __IOM uint32_t CHENSET;
- __IOM uint32_t CHENCLR;
- __IM uint32_t RESERVED2[189];
- __IOM uint32_t CHG[6];
- } NRF_DPPIC_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[30];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IM uint32_t RESERVED1[30];
- __IOM uint32_t EVENTS_TIMEOUT;
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED2[30];
- __IOM uint32_t PUBLISH_TIMEOUT;
- __IOM uint32_t PUBLISH_STOPPED;
- __IM uint32_t RESERVED3[95];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[6];
- __IOM uint32_t NMIENSET;
- __IOM uint32_t NMIENCLR;
- __IM uint32_t RESERVED5[53];
- __IM uint32_t RUNSTATUS;
- __IM uint32_t REQSTATUS;
- __IM uint32_t RESERVED6[63];
- __IOM uint32_t CRV;
- __IOM uint32_t RREN;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED7[4];
- __OM uint32_t TSEN;
- __IM uint32_t RESERVED8[55];
- __OM uint32_t RR[8];
- } NRF_WDT_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_SAMPLE;
- __IM uint32_t RESERVED[29];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IOM uint32_t SUBSCRIBE_SAMPLE;
- __IM uint32_t RESERVED1[29];
- __IOM uint32_t EVENTS_READY;
- __IOM uint32_t EVENTS_DOWN;
- __IOM uint32_t EVENTS_UP;
- __IOM uint32_t EVENTS_CROSS;
- __IM uint32_t RESERVED2[28];
- __IOM uint32_t PUBLISH_READY;
- __IOM uint32_t PUBLISH_DOWN;
- __IOM uint32_t PUBLISH_UP;
- __IOM uint32_t PUBLISH_CROSS;
- __IM uint32_t RESERVED3[28];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED4[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED5[61];
- __IM uint32_t RESULT;
- __IM uint32_t RESERVED6[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t PSEL;
- __IOM uint32_t REFSEL;
- __IOM uint32_t EXTREFSEL;
- __IM uint32_t RESERVED7[8];
- __IOM uint32_t TH;
- __IOM uint32_t MODE;
- __IOM uint32_t HYST;
- __IOM uint32_t ISOURCE;
- } NRF_COMP_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_SAMPLE;
- __IM uint32_t RESERVED[29];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IOM uint32_t SUBSCRIBE_SAMPLE;
- __IM uint32_t RESERVED1[29];
- __IOM uint32_t EVENTS_READY;
- __IOM uint32_t EVENTS_DOWN;
- __IOM uint32_t EVENTS_UP;
- __IOM uint32_t EVENTS_CROSS;
- __IM uint32_t RESERVED2[28];
- __IOM uint32_t PUBLISH_READY;
- __IOM uint32_t PUBLISH_DOWN;
- __IOM uint32_t PUBLISH_UP;
- __IOM uint32_t PUBLISH_CROSS;
- __IM uint32_t RESERVED3[28];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED4[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED5[61];
- __IM uint32_t RESULT;
- __IM uint32_t RESERVED6[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t PSEL;
- __IOM uint32_t REFSEL;
- __IOM uint32_t EXTREFSEL;
- __IM uint32_t RESERVED7[4];
- __IOM uint32_t ANADETECT;
- __IM uint32_t RESERVED8[5];
- __IOM uint32_t HYST;
- } NRF_LPCOMP_Type;
- typedef struct {
- __OM uint32_t TASKS_TRIGGER[16];
- __IM uint32_t RESERVED[16];
- __IOM uint32_t SUBSCRIBE_TRIGGER[16];
- __IM uint32_t RESERVED1[16];
- __IOM uint32_t EVENTS_TRIGGERED[16];
- __IM uint32_t RESERVED2[16];
- __IOM uint32_t PUBLISH_TRIGGERED[16];
- __IM uint32_t RESERVED3[80];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- } NRF_EGU_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_SEQSTART[2];
- __OM uint32_t TASKS_NEXTSTEP;
- __IM uint32_t RESERVED1[28];
- __IOM uint32_t SUBSCRIBE_STOP;
- __IOM uint32_t SUBSCRIBE_SEQSTART[2];
- __IOM uint32_t SUBSCRIBE_NEXTSTEP;
- __IM uint32_t RESERVED2[28];
- __IOM uint32_t EVENTS_STOPPED;
- __IOM uint32_t EVENTS_SEQSTARTED[2];
- __IOM uint32_t EVENTS_SEQEND[2];
- __IOM uint32_t EVENTS_PWMPERIODEND;
- __IOM uint32_t EVENTS_LOOPSDONE;
- __IM uint32_t RESERVED3[25];
- __IOM uint32_t PUBLISH_STOPPED;
- __IOM uint32_t PUBLISH_SEQSTARTED[2];
- __IOM uint32_t PUBLISH_SEQEND[2];
- __IOM uint32_t PUBLISH_PWMPERIODEND;
- __IOM uint32_t PUBLISH_LOOPSDONE;
- __IM uint32_t RESERVED4[24];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED5[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED6[125];
- __IOM uint32_t ENABLE;
- __IOM uint32_t MODE;
- __IOM uint32_t COUNTERTOP;
- __IOM uint32_t PRESCALER;
- __IOM uint32_t DECODER;
- __IOM uint32_t LOOP;
- __IM uint32_t RESERVED7[2];
- __IOM PWM_SEQ_Type SEQ[2];
- __IOM PWM_PSEL_Type PSEL;
- } NRF_PWM_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[30];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IM uint32_t RESERVED1[30];
- __IOM uint32_t EVENTS_STARTED;
- __IOM uint32_t EVENTS_STOPPED;
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED2[29];
- __IOM uint32_t PUBLISH_STARTED;
- __IOM uint32_t PUBLISH_STOPPED;
- __IOM uint32_t PUBLISH_END;
- __IM uint32_t RESERVED3[93];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[125];
- __IOM uint32_t ENABLE;
- __IOM uint32_t PDMCLKCTRL;
- __IOM uint32_t MODE;
- __IM uint32_t RESERVED5[3];
- __IOM uint32_t GAINL;
- __IOM uint32_t GAINR;
- __IOM uint32_t RATIO;
- __IM uint32_t RESERVED6[7];
- __IOM PDM_PSEL_Type PSEL;
- __IM uint32_t RESERVED7;
- __IOM uint32_t MCLKCONFIG;
- __IM uint32_t RESERVED8[4];
- __IOM PDM_SAMPLE_Type SAMPLE;
- } NRF_PDM_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[30];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IM uint32_t RESERVED1[31];
- __IOM uint32_t EVENTS_RXPTRUPD;
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED2[2];
- __IOM uint32_t EVENTS_TXPTRUPD;
- __IM uint32_t RESERVED3;
- __IOM uint32_t EVENTS_FRAMESTART;
- __IM uint32_t RESERVED4[25];
- __IOM uint32_t PUBLISH_RXPTRUPD;
- __IOM uint32_t PUBLISH_STOPPED;
- __IM uint32_t RESERVED5[2];
- __IOM uint32_t PUBLISH_TXPTRUPD;
- __IM uint32_t RESERVED6;
- __IOM uint32_t PUBLISH_FRAMESTART;
- __IM uint32_t RESERVED7[88];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED8[125];
- __IOM uint32_t ENABLE;
- __IOM I2S_CONFIG_Type CONFIG;
- __IM uint32_t RESERVED9[2];
- __IOM I2S_RXD_Type RXD;
- __IM uint32_t RESERVED10;
- __IOM I2S_TXD_Type TXD;
- __IM uint32_t RESERVED11[3];
- __IOM I2S_RXTXD_Type RXTXD;
- __IM uint32_t RESERVED12[3];
- __IOM I2S_PSEL_Type PSEL;
- } NRF_I2S_Type;
- typedef struct {
- __OM uint32_t TASKS_SEND[16];
- __IM uint32_t RESERVED[16];
- __IOM uint32_t SUBSCRIBE_SEND[16];
- __IM uint32_t RESERVED1[16];
- __IOM uint32_t EVENTS_RECEIVE[16];
- __IM uint32_t RESERVED2[16];
- __IOM uint32_t PUBLISH_RECEIVE[16];
- __IM uint32_t RESERVED3[80];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t INTPEND;
- __IM uint32_t RESERVED4[128];
- __IOM uint32_t SEND_CNF[16];
- __IM uint32_t RESERVED5[16];
- __IOM uint32_t RECEIVE_CNF[16];
- __IM uint32_t RESERVED6[16];
- __IOM uint32_t GPMEM[2];
- } NRF_IPC_Type;
- typedef struct {
- __OM uint32_t TASKS_ACTIVATE;
- __OM uint32_t TASKS_READSTART;
- __OM uint32_t TASKS_WRITESTART;
- __OM uint32_t TASKS_ERASESTART;
- __OM uint32_t TASKS_DEACTIVATE;
- __IM uint32_t RESERVED[27];
- __IOM uint32_t SUBSCRIBE_ACTIVATE;
- __IOM uint32_t SUBSCRIBE_READSTART;
- __IOM uint32_t SUBSCRIBE_WRITESTART;
- __IOM uint32_t SUBSCRIBE_ERASESTART;
- __IOM uint32_t SUBSCRIBE_DEACTIVATE;
- __IM uint32_t RESERVED1[27];
- __IOM uint32_t EVENTS_READY;
- __IM uint32_t RESERVED2[31];
- __IOM uint32_t PUBLISH_READY;
- __IM uint32_t RESERVED3[95];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[125];
- __IOM uint32_t ENABLE;
- __IOM QSPI_READ_Type READ;
- __IOM QSPI_WRITE_Type WRITE;
- __IOM QSPI_ERASE_Type ERASE;
- __IOM QSPI_PSEL_Type PSEL;
- __IOM uint32_t XIPOFFSET;
- __IOM uint32_t IFCONFIG0;
- __IM uint32_t RESERVED5;
- __IOM uint32_t XIPEN;
- __IM uint32_t RESERVED6[4];
- __IOM QSPI_XIP_ENC_Type XIP_ENC;
- __IOM QSPI_DMA_ENC_Type DMA_ENC;
- __IM uint32_t RESERVED7[24];
- __IOM uint32_t IFCONFIG1;
- __IM uint32_t STATUS;
- __IM uint32_t RESERVED8[3];
- __IOM uint32_t DPMDUR;
- __IM uint32_t RESERVED9[3];
- __IOM uint32_t ADDRCONF;
- __IM uint32_t RESERVED10[3];
- __IOM uint32_t CINSTRCONF;
- __IOM uint32_t CINSTRDAT0;
- __IOM uint32_t CINSTRDAT1;
- __IOM uint32_t IFTIMING;
- } NRF_QSPI_Type;
- typedef struct {
- __OM uint32_t TASKS_ACTIVATE;
- __OM uint32_t TASKS_DISABLE;
- __OM uint32_t TASKS_SENSE;
- __OM uint32_t TASKS_STARTTX;
- __IM uint32_t RESERVED[3];
- __OM uint32_t TASKS_ENABLERXDATA;
- __IM uint32_t RESERVED1;
- __OM uint32_t TASKS_GOIDLE;
- __OM uint32_t TASKS_GOSLEEP;
- __IM uint32_t RESERVED2[21];
- __IOM uint32_t SUBSCRIBE_ACTIVATE;
- __IOM uint32_t SUBSCRIBE_DISABLE;
- __IOM uint32_t SUBSCRIBE_SENSE;
- __IOM uint32_t SUBSCRIBE_STARTTX;
- __IM uint32_t RESERVED3[3];
- __IOM uint32_t SUBSCRIBE_ENABLERXDATA;
- __IM uint32_t RESERVED4;
- __IOM uint32_t SUBSCRIBE_GOIDLE;
- __IOM uint32_t SUBSCRIBE_GOSLEEP;
- __IM uint32_t RESERVED5[21];
- __IOM uint32_t EVENTS_READY;
- __IOM uint32_t EVENTS_FIELDDETECTED;
- __IOM uint32_t EVENTS_FIELDLOST;
- __IOM uint32_t EVENTS_TXFRAMESTART;
- __IOM uint32_t EVENTS_TXFRAMEEND;
- __IOM uint32_t EVENTS_RXFRAMESTART;
- __IOM uint32_t EVENTS_RXFRAMEEND;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED6[2];
- __IOM uint32_t EVENTS_RXERROR;
- __IOM uint32_t EVENTS_ENDRX;
- __IOM uint32_t EVENTS_ENDTX;
- __IM uint32_t RESERVED7;
- __IOM uint32_t EVENTS_AUTOCOLRESSTARTED;
- __IM uint32_t RESERVED8[3];
- __IOM uint32_t EVENTS_COLLISION;
- __IOM uint32_t EVENTS_SELECTED;
- __IOM uint32_t EVENTS_STARTED;
- __IM uint32_t RESERVED9[11];
- __IOM uint32_t PUBLISH_READY;
- __IOM uint32_t PUBLISH_FIELDDETECTED;
- __IOM uint32_t PUBLISH_FIELDLOST;
- __IOM uint32_t PUBLISH_TXFRAMESTART;
- __IOM uint32_t PUBLISH_TXFRAMEEND;
- __IOM uint32_t PUBLISH_RXFRAMESTART;
- __IOM uint32_t PUBLISH_RXFRAMEEND;
- __IOM uint32_t PUBLISH_ERROR;
- __IM uint32_t RESERVED10[2];
- __IOM uint32_t PUBLISH_RXERROR;
- __IOM uint32_t PUBLISH_ENDRX;
- __IOM uint32_t PUBLISH_ENDTX;
- __IM uint32_t RESERVED11;
- __IOM uint32_t PUBLISH_AUTOCOLRESSTARTED;
- __IM uint32_t RESERVED12[3];
- __IOM uint32_t PUBLISH_COLLISION;
- __IOM uint32_t PUBLISH_SELECTED;
- __IOM uint32_t PUBLISH_STARTED;
- __IM uint32_t RESERVED13[11];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED14[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED15[62];
- __IOM uint32_t ERRORSTATUS;
- __IM uint32_t RESERVED16;
- __IOM NFCT_FRAMESTATUS_Type FRAMESTATUS;
- __IM uint32_t NFCTAGSTATE;
- __IM uint32_t RESERVED17[3];
- __IM uint32_t SLEEPSTATE;
- __IM uint32_t RESERVED18[6];
- __IM uint32_t FIELDPRESENT;
- __IM uint32_t RESERVED19[49];
- __IOM uint32_t FRAMEDELAYMIN;
- __IOM uint32_t FRAMEDELAYMAX;
- __IOM uint32_t FRAMEDELAYMODE;
- __IOM uint32_t PACKETPTR;
- __IOM uint32_t MAXLEN;
- __IOM NFCT_TXD_Type TXD;
- __IOM NFCT_RXD_Type RXD;
- __IM uint32_t RESERVED20;
- __IOM uint32_t MODULATIONCTRL;
- __IM uint32_t RESERVED21[2];
- __IOM uint32_t MODULATIONPSEL;
- __IM uint32_t RESERVED22[21];
- __IOM uint32_t NFCID1_LAST;
- __IOM uint32_t NFCID1_2ND_LAST;
- __IOM uint32_t NFCID1_3RD_LAST;
- __IOM uint32_t AUTOCOLRESCONFIG;
- __IOM uint32_t SENSRES;
- __IOM uint32_t SELRES;
- } NRF_NFCT_Type;
- typedef struct {
- __IM uint32_t RESERVED[256];
- __IOM uint32_t MUTEX[16];
- } NRF_MUTEX_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_READCLRACC;
- __OM uint32_t TASKS_RDCLRACC;
- __OM uint32_t TASKS_RDCLRDBL;
- __IM uint32_t RESERVED[27];
- __IOM uint32_t SUBSCRIBE_START;
- __IOM uint32_t SUBSCRIBE_STOP;
- __IOM uint32_t SUBSCRIBE_READCLRACC;
- __IOM uint32_t SUBSCRIBE_RDCLRACC;
- __IOM uint32_t SUBSCRIBE_RDCLRDBL;
- __IM uint32_t RESERVED1[27];
- __IOM uint32_t EVENTS_SAMPLERDY;
- __IOM uint32_t EVENTS_REPORTRDY;
- __IOM uint32_t EVENTS_ACCOF;
- __IOM uint32_t EVENTS_DBLRDY;
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED2[27];
- __IOM uint32_t PUBLISH_SAMPLERDY;
- __IOM uint32_t PUBLISH_REPORTRDY;
- __IOM uint32_t PUBLISH_ACCOF;
- __IOM uint32_t PUBLISH_DBLRDY;
- __IOM uint32_t PUBLISH_STOPPED;
- __IM uint32_t RESERVED3[27];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED4[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED5[125];
- __IOM uint32_t ENABLE;
- __IOM uint32_t LEDPOL;
- __IOM uint32_t SAMPLEPER;
- __IM int32_t SAMPLE;
- __IOM uint32_t REPORTPER;
- __IM int32_t ACC;
- __IM int32_t ACCREAD;
- __IOM QDEC_PSEL_Type PSEL;
- __IOM uint32_t DBFEN;
- __IM uint32_t RESERVED6[5];
- __IOM uint32_t LEDPRE;
- __IM uint32_t ACCDBL;
- __IM uint32_t ACCDBLREAD;
- } NRF_QDEC_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STARTEPIN[8];
- __OM uint32_t TASKS_STARTISOIN;
- __OM uint32_t TASKS_STARTEPOUT[8];
- __OM uint32_t TASKS_STARTISOOUT;
- __OM uint32_t TASKS_EP0RCVOUT;
- __OM uint32_t TASKS_EP0STATUS;
- __OM uint32_t TASKS_EP0STALL;
- __OM uint32_t TASKS_DPDMDRIVE;
- __OM uint32_t TASKS_DPDMNODRIVE;
- __IM uint32_t RESERVED1[9];
- __IOM uint32_t SUBSCRIBE_STARTEPIN[8];
- __IOM uint32_t SUBSCRIBE_STARTISOIN;
- __IOM uint32_t SUBSCRIBE_STARTEPOUT[8];
- __IOM uint32_t SUBSCRIBE_STARTISOOUT;
- __IOM uint32_t SUBSCRIBE_EP0RCVOUT;
- __IOM uint32_t SUBSCRIBE_EP0STATUS;
- __IOM uint32_t SUBSCRIBE_EP0STALL;
- __IOM uint32_t SUBSCRIBE_DPDMDRIVE;
- __IOM uint32_t SUBSCRIBE_DPDMNODRIVE;
- __IM uint32_t RESERVED2[8];
- __IOM uint32_t EVENTS_USBRESET;
- __IOM uint32_t EVENTS_STARTED;
- __IOM uint32_t EVENTS_ENDEPIN[8];
- __IOM uint32_t EVENTS_EP0DATADONE;
- __IOM uint32_t EVENTS_ENDISOIN;
- __IOM uint32_t EVENTS_ENDEPOUT[8];
- __IOM uint32_t EVENTS_ENDISOOUT;
- __IOM uint32_t EVENTS_SOF;
- __IOM uint32_t EVENTS_USBEVENT;
- __IOM uint32_t EVENTS_EP0SETUP;
- __IOM uint32_t EVENTS_EPDATA;
- __IM uint32_t RESERVED3[7];
- __IOM uint32_t PUBLISH_USBRESET;
- __IOM uint32_t PUBLISH_STARTED;
- __IOM uint32_t PUBLISH_ENDEPIN[8];
- __IOM uint32_t PUBLISH_EP0DATADONE;
- __IOM uint32_t PUBLISH_ENDISOIN;
- __IOM uint32_t PUBLISH_ENDEPOUT[8];
- __IOM uint32_t PUBLISH_ENDISOOUT;
- __IOM uint32_t PUBLISH_SOF;
- __IOM uint32_t PUBLISH_USBEVENT;
- __IOM uint32_t PUBLISH_EP0SETUP;
- __IOM uint32_t PUBLISH_EPDATA;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED5[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED6[61];
- __IOM uint32_t EVENTCAUSE;
- __IM uint32_t RESERVED7[7];
- __IOM USBD_HALTED_Type HALTED;
- __IM uint32_t RESERVED8;
- __IOM uint32_t EPSTATUS;
- __IOM uint32_t EPDATASTATUS;
- __IM uint32_t USBADDR;
- __IM uint32_t RESERVED9[3];
- __IM uint32_t BMREQUESTTYPE;
- __IM uint32_t BREQUEST;
- __IM uint32_t WVALUEL;
- __IM uint32_t WVALUEH;
- __IM uint32_t WINDEXL;
- __IM uint32_t WINDEXH;
- __IM uint32_t WLENGTHL;
- __IM uint32_t WLENGTHH;
- __IOM USBD_SIZE_Type SIZE;
- __IM uint32_t RESERVED10[15];
- __IOM uint32_t ENABLE;
- __IOM uint32_t USBPULLUP;
- __IOM uint32_t DPDMVALUE;
- __IOM uint32_t DTOGGLE;
- __IOM uint32_t EPINEN;
- __IOM uint32_t EPOUTEN;
- __OM uint32_t EPSTALL;
- __IOM uint32_t ISOSPLIT;
- __IM uint32_t FRAMECNTR;
- __IM uint32_t RESERVED11[2];
- __IOM uint32_t LOWPOWER;
- __IOM uint32_t ISOINCONFIG;
- __IM uint32_t RESERVED12[51];
- __IOM USBD_EPIN_Type EPIN[8];
- __IOM USBD_ISOIN_Type ISOIN;
- __IM uint32_t RESERVED13[21];
- __IOM USBD_EPOUT_Type EPOUT[8];
- __IOM USBD_ISOOUT_Type ISOOUT;
- } NRF_USBD_Type;
- typedef struct {
- __IM uint32_t RESERVED[64];
- __IOM uint32_t EVENTS_USBDETECTED;
- __IOM uint32_t EVENTS_USBREMOVED;
- __IOM uint32_t EVENTS_USBPWRRDY;
- __IM uint32_t RESERVED1[29];
- __IOM uint32_t PUBLISH_USBDETECTED;
- __IOM uint32_t PUBLISH_USBREMOVED;
- __IOM uint32_t PUBLISH_USBPWRRDY;
- __IM uint32_t RESERVED2[93];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t USBREGSTATUS;
- } NRF_USBREG_Type;
- typedef struct {
- __OM uint32_t TASKS_PUSH_KEYSLOT;
- __IM uint32_t RESERVED[63];
- __IOM uint32_t EVENTS_KEYSLOT_PUSHED;
- __IOM uint32_t EVENTS_KEYSLOT_REVOKED;
- __IOM uint32_t EVENTS_KEYSLOT_ERROR;
- __IM uint32_t RESERVED1[125];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t INTPEND;
- __IM uint32_t RESERVED2[63];
- __IM uint32_t STATUS;
- __IM uint32_t RESERVED3[60];
- __IOM uint32_t SELECTKEYSLOT;
- } NRF_KMU_Type;
- typedef struct {
- __IM uint32_t RESERVED[256];
- __IM uint32_t READY;
- __IM uint32_t RESERVED1;
- __IM uint32_t READYNEXT;
- __IM uint32_t RESERVED2[62];
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED3;
- __OM uint32_t ERASEALL;
- __IM uint32_t RESERVED4[3];
- __IOM uint32_t ERASEPAGEPARTIALCFG;
- __IM uint32_t RESERVED5[25];
- __IOM uint32_t CONFIGNS;
- __OM uint32_t WRITEUICRNS;
- } NRF_NVMC_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __IOM uint32_t OUT;
- __IOM uint32_t OUTSET;
- __IOM uint32_t OUTCLR;
- __IM uint32_t IN;
- __IOM uint32_t DIR;
- __IOM uint32_t DIRSET;
- __IOM uint32_t DIRCLR;
- __IOM uint32_t LATCH;
- __IOM uint32_t DETECTMODE;
- __IOM uint32_t DETECTMODE_SEC;
- __IM uint32_t RESERVED1[117];
- __IOM uint32_t PIN_CNF[32];
- } NRF_GPIO_Type;
- typedef struct {
- __IM uint32_t RESERVED[320];
- __IOM uint32_t ENABLE;
- } NRF_CRYPTOCELL_Type;
- typedef struct {
- __IM uint32_t RESERVED[384];
- __IOM VMC_RAM_Type RAM[8];
- } NRF_VMC_Type;
-
- #define NRF_CACHEDATA_S_BASE 0x00F00000UL
- #define NRF_CACHEINFO_S_BASE 0x00F08000UL
- #define NRF_FICR_S_BASE 0x00FF0000UL
- #define NRF_UICR_S_BASE 0x00FF8000UL
- #define NRF_CTI_S_BASE 0xE0042000UL
- #define NRF_TAD_S_BASE 0xE0080000UL
- #define NRF_DCNF_NS_BASE 0x40000000UL
- #define NRF_FPU_NS_BASE 0x40000000UL
- #define NRF_DCNF_S_BASE 0x50000000UL
- #define NRF_FPU_S_BASE 0x50000000UL
- #define NRF_CACHE_S_BASE 0x50001000UL
- #define NRF_SPU_S_BASE 0x50003000UL
- #define NRF_OSCILLATORS_NS_BASE 0x40004000UL
- #define NRF_REGULATORS_NS_BASE 0x40004000UL
- #define NRF_OSCILLATORS_S_BASE 0x50004000UL
- #define NRF_REGULATORS_S_BASE 0x50004000UL
- #define NRF_CLOCK_NS_BASE 0x40005000UL
- #define NRF_POWER_NS_BASE 0x40005000UL
- #define NRF_RESET_NS_BASE 0x40005000UL
- #define NRF_CLOCK_S_BASE 0x50005000UL
- #define NRF_POWER_S_BASE 0x50005000UL
- #define NRF_RESET_S_BASE 0x50005000UL
- #define NRF_CTRLAP_NS_BASE 0x40006000UL
- #define NRF_CTRLAP_S_BASE 0x50006000UL
- #define NRF_SPIM0_NS_BASE 0x40008000UL
- #define NRF_SPIS0_NS_BASE 0x40008000UL
- #define NRF_TWIM0_NS_BASE 0x40008000UL
- #define NRF_TWIS0_NS_BASE 0x40008000UL
- #define NRF_UARTE0_NS_BASE 0x40008000UL
- #define NRF_SPIM0_S_BASE 0x50008000UL
- #define NRF_SPIS0_S_BASE 0x50008000UL
- #define NRF_TWIM0_S_BASE 0x50008000UL
- #define NRF_TWIS0_S_BASE 0x50008000UL
- #define NRF_UARTE0_S_BASE 0x50008000UL
- #define NRF_SPIM1_NS_BASE 0x40009000UL
- #define NRF_SPIS1_NS_BASE 0x40009000UL
- #define NRF_TWIM1_NS_BASE 0x40009000UL
- #define NRF_TWIS1_NS_BASE 0x40009000UL
- #define NRF_UARTE1_NS_BASE 0x40009000UL
- #define NRF_SPIM1_S_BASE 0x50009000UL
- #define NRF_SPIS1_S_BASE 0x50009000UL
- #define NRF_TWIM1_S_BASE 0x50009000UL
- #define NRF_TWIS1_S_BASE 0x50009000UL
- #define NRF_UARTE1_S_BASE 0x50009000UL
- #define NRF_SPIM4_NS_BASE 0x4000A000UL
- #define NRF_SPIM4_S_BASE 0x5000A000UL
- #define NRF_SPIM2_NS_BASE 0x4000B000UL
- #define NRF_SPIS2_NS_BASE 0x4000B000UL
- #define NRF_TWIM2_NS_BASE 0x4000B000UL
- #define NRF_TWIS2_NS_BASE 0x4000B000UL
- #define NRF_UARTE2_NS_BASE 0x4000B000UL
- #define NRF_SPIM2_S_BASE 0x5000B000UL
- #define NRF_SPIS2_S_BASE 0x5000B000UL
- #define NRF_TWIM2_S_BASE 0x5000B000UL
- #define NRF_TWIS2_S_BASE 0x5000B000UL
- #define NRF_UARTE2_S_BASE 0x5000B000UL
- #define NRF_SPIM3_NS_BASE 0x4000C000UL
- #define NRF_SPIS3_NS_BASE 0x4000C000UL
- #define NRF_TWIM3_NS_BASE 0x4000C000UL
- #define NRF_TWIS3_NS_BASE 0x4000C000UL
- #define NRF_UARTE3_NS_BASE 0x4000C000UL
- #define NRF_SPIM3_S_BASE 0x5000C000UL
- #define NRF_SPIS3_S_BASE 0x5000C000UL
- #define NRF_TWIM3_S_BASE 0x5000C000UL
- #define NRF_TWIS3_S_BASE 0x5000C000UL
- #define NRF_UARTE3_S_BASE 0x5000C000UL
- #define NRF_GPIOTE0_S_BASE 0x5000D000UL
- #define NRF_SAADC_NS_BASE 0x4000E000UL
- #define NRF_SAADC_S_BASE 0x5000E000UL
- #define NRF_TIMER0_NS_BASE 0x4000F000UL
- #define NRF_TIMER0_S_BASE 0x5000F000UL
- #define NRF_TIMER1_NS_BASE 0x40010000UL
- #define NRF_TIMER1_S_BASE 0x50010000UL
- #define NRF_TIMER2_NS_BASE 0x40011000UL
- #define NRF_TIMER2_S_BASE 0x50011000UL
- #define NRF_RTC0_NS_BASE 0x40014000UL
- #define NRF_RTC0_S_BASE 0x50014000UL
- #define NRF_RTC1_NS_BASE 0x40015000UL
- #define NRF_RTC1_S_BASE 0x50015000UL
- #define NRF_DPPIC_NS_BASE 0x40017000UL
- #define NRF_DPPIC_S_BASE 0x50017000UL
- #define NRF_WDT0_NS_BASE 0x40018000UL
- #define NRF_WDT0_S_BASE 0x50018000UL
- #define NRF_WDT1_NS_BASE 0x40019000UL
- #define NRF_WDT1_S_BASE 0x50019000UL
- #define NRF_COMP_NS_BASE 0x4001A000UL
- #define NRF_LPCOMP_NS_BASE 0x4001A000UL
- #define NRF_COMP_S_BASE 0x5001A000UL
- #define NRF_LPCOMP_S_BASE 0x5001A000UL
- #define NRF_EGU0_NS_BASE 0x4001B000UL
- #define NRF_EGU0_S_BASE 0x5001B000UL
- #define NRF_EGU1_NS_BASE 0x4001C000UL
- #define NRF_EGU1_S_BASE 0x5001C000UL
- #define NRF_EGU2_NS_BASE 0x4001D000UL
- #define NRF_EGU2_S_BASE 0x5001D000UL
- #define NRF_EGU3_NS_BASE 0x4001E000UL
- #define NRF_EGU3_S_BASE 0x5001E000UL
- #define NRF_EGU4_NS_BASE 0x4001F000UL
- #define NRF_EGU4_S_BASE 0x5001F000UL
- #define NRF_EGU5_NS_BASE 0x40020000UL
- #define NRF_EGU5_S_BASE 0x50020000UL
- #define NRF_PWM0_NS_BASE 0x40021000UL
- #define NRF_PWM0_S_BASE 0x50021000UL
- #define NRF_PWM1_NS_BASE 0x40022000UL
- #define NRF_PWM1_S_BASE 0x50022000UL
- #define NRF_PWM2_NS_BASE 0x40023000UL
- #define NRF_PWM2_S_BASE 0x50023000UL
- #define NRF_PWM3_NS_BASE 0x40024000UL
- #define NRF_PWM3_S_BASE 0x50024000UL
- #define NRF_PDM0_NS_BASE 0x40026000UL
- #define NRF_PDM0_S_BASE 0x50026000UL
- #define NRF_I2S0_NS_BASE 0x40028000UL
- #define NRF_I2S0_S_BASE 0x50028000UL
- #define NRF_IPC_NS_BASE 0x4002A000UL
- #define NRF_IPC_S_BASE 0x5002A000UL
- #define NRF_QSPI_NS_BASE 0x4002B000UL
- #define NRF_QSPI_S_BASE 0x5002B000UL
- #define NRF_NFCT_NS_BASE 0x4002D000UL
- #define NRF_NFCT_S_BASE 0x5002D000UL
- #define NRF_GPIOTE1_NS_BASE 0x4002F000UL
- #define NRF_MUTEX_NS_BASE 0x40030000UL
- #define NRF_MUTEX_S_BASE 0x50030000UL
- #define NRF_QDEC0_NS_BASE 0x40033000UL
- #define NRF_QDEC0_S_BASE 0x50033000UL
- #define NRF_QDEC1_NS_BASE 0x40034000UL
- #define NRF_QDEC1_S_BASE 0x50034000UL
- #define NRF_USBD_NS_BASE 0x40036000UL
- #define NRF_USBD_S_BASE 0x50036000UL
- #define NRF_USBREGULATOR_NS_BASE 0x40037000UL
- #define NRF_USBREGULATOR_S_BASE 0x50037000UL
- #define NRF_KMU_NS_BASE 0x40039000UL
- #define NRF_NVMC_NS_BASE 0x40039000UL
- #define NRF_KMU_S_BASE 0x50039000UL
- #define NRF_NVMC_S_BASE 0x50039000UL
- #define NRF_P0_NS_BASE 0x40842500UL
- #define NRF_P1_NS_BASE 0x40842800UL
- #define NRF_P0_S_BASE 0x50842500UL
- #define NRF_P1_S_BASE 0x50842800UL
- #define NRF_CRYPTOCELL_S_BASE 0x50844000UL
- #define NRF_VMC_NS_BASE 0x40081000UL
- #define NRF_VMC_S_BASE 0x50081000UL
-
- #define NRF_CACHEDATA_S ((NRF_CACHEDATA_Type*) NRF_CACHEDATA_S_BASE)
- #define NRF_CACHEINFO_S ((NRF_CACHEINFO_Type*) NRF_CACHEINFO_S_BASE)
- #define NRF_FICR_S ((NRF_FICR_Type*) NRF_FICR_S_BASE)
- #define NRF_UICR_S ((NRF_UICR_Type*) NRF_UICR_S_BASE)
- #define NRF_CTI_S ((NRF_CTI_Type*) NRF_CTI_S_BASE)
- #define NRF_TAD_S ((NRF_TAD_Type*) NRF_TAD_S_BASE)
- #define NRF_DCNF_NS ((NRF_DCNF_Type*) NRF_DCNF_NS_BASE)
- #define NRF_FPU_NS ((NRF_FPU_Type*) NRF_FPU_NS_BASE)
- #define NRF_DCNF_S ((NRF_DCNF_Type*) NRF_DCNF_S_BASE)
- #define NRF_FPU_S ((NRF_FPU_Type*) NRF_FPU_S_BASE)
- #define NRF_CACHE_S ((NRF_CACHE_Type*) NRF_CACHE_S_BASE)
- #define NRF_SPU_S ((NRF_SPU_Type*) NRF_SPU_S_BASE)
- #define NRF_OSCILLATORS_NS ((NRF_OSCILLATORS_Type*) NRF_OSCILLATORS_NS_BASE)
- #define NRF_REGULATORS_NS ((NRF_REGULATORS_Type*) NRF_REGULATORS_NS_BASE)
- #define NRF_OSCILLATORS_S ((NRF_OSCILLATORS_Type*) NRF_OSCILLATORS_S_BASE)
- #define NRF_REGULATORS_S ((NRF_REGULATORS_Type*) NRF_REGULATORS_S_BASE)
- #define NRF_CLOCK_NS ((NRF_CLOCK_Type*) NRF_CLOCK_NS_BASE)
- #define NRF_POWER_NS ((NRF_POWER_Type*) NRF_POWER_NS_BASE)
- #define NRF_RESET_NS ((NRF_RESET_Type*) NRF_RESET_NS_BASE)
- #define NRF_CLOCK_S ((NRF_CLOCK_Type*) NRF_CLOCK_S_BASE)
- #define NRF_POWER_S ((NRF_POWER_Type*) NRF_POWER_S_BASE)
- #define NRF_RESET_S ((NRF_RESET_Type*) NRF_RESET_S_BASE)
- #define NRF_CTRLAP_NS ((NRF_CTRLAPPERI_Type*) NRF_CTRLAP_NS_BASE)
- #define NRF_CTRLAP_S ((NRF_CTRLAPPERI_Type*) NRF_CTRLAP_S_BASE)
- #define NRF_SPIM0_NS ((NRF_SPIM_Type*) NRF_SPIM0_NS_BASE)
- #define NRF_SPIS0_NS ((NRF_SPIS_Type*) NRF_SPIS0_NS_BASE)
- #define NRF_TWIM0_NS ((NRF_TWIM_Type*) NRF_TWIM0_NS_BASE)
- #define NRF_TWIS0_NS ((NRF_TWIS_Type*) NRF_TWIS0_NS_BASE)
- #define NRF_UARTE0_NS ((NRF_UARTE_Type*) NRF_UARTE0_NS_BASE)
- #define NRF_SPIM0_S ((NRF_SPIM_Type*) NRF_SPIM0_S_BASE)
- #define NRF_SPIS0_S ((NRF_SPIS_Type*) NRF_SPIS0_S_BASE)
- #define NRF_TWIM0_S ((NRF_TWIM_Type*) NRF_TWIM0_S_BASE)
- #define NRF_TWIS0_S ((NRF_TWIS_Type*) NRF_TWIS0_S_BASE)
- #define NRF_UARTE0_S ((NRF_UARTE_Type*) NRF_UARTE0_S_BASE)
- #define NRF_SPIM1_NS ((NRF_SPIM_Type*) NRF_SPIM1_NS_BASE)
- #define NRF_SPIS1_NS ((NRF_SPIS_Type*) NRF_SPIS1_NS_BASE)
- #define NRF_TWIM1_NS ((NRF_TWIM_Type*) NRF_TWIM1_NS_BASE)
- #define NRF_TWIS1_NS ((NRF_TWIS_Type*) NRF_TWIS1_NS_BASE)
- #define NRF_UARTE1_NS ((NRF_UARTE_Type*) NRF_UARTE1_NS_BASE)
- #define NRF_SPIM1_S ((NRF_SPIM_Type*) NRF_SPIM1_S_BASE)
- #define NRF_SPIS1_S ((NRF_SPIS_Type*) NRF_SPIS1_S_BASE)
- #define NRF_TWIM1_S ((NRF_TWIM_Type*) NRF_TWIM1_S_BASE)
- #define NRF_TWIS1_S ((NRF_TWIS_Type*) NRF_TWIS1_S_BASE)
- #define NRF_UARTE1_S ((NRF_UARTE_Type*) NRF_UARTE1_S_BASE)
- #define NRF_SPIM4_NS ((NRF_SPIM_Type*) NRF_SPIM4_NS_BASE)
- #define NRF_SPIM4_S ((NRF_SPIM_Type*) NRF_SPIM4_S_BASE)
- #define NRF_SPIM2_NS ((NRF_SPIM_Type*) NRF_SPIM2_NS_BASE)
- #define NRF_SPIS2_NS ((NRF_SPIS_Type*) NRF_SPIS2_NS_BASE)
- #define NRF_TWIM2_NS ((NRF_TWIM_Type*) NRF_TWIM2_NS_BASE)
- #define NRF_TWIS2_NS ((NRF_TWIS_Type*) NRF_TWIS2_NS_BASE)
- #define NRF_UARTE2_NS ((NRF_UARTE_Type*) NRF_UARTE2_NS_BASE)
- #define NRF_SPIM2_S ((NRF_SPIM_Type*) NRF_SPIM2_S_BASE)
- #define NRF_SPIS2_S ((NRF_SPIS_Type*) NRF_SPIS2_S_BASE)
- #define NRF_TWIM2_S ((NRF_TWIM_Type*) NRF_TWIM2_S_BASE)
- #define NRF_TWIS2_S ((NRF_TWIS_Type*) NRF_TWIS2_S_BASE)
- #define NRF_UARTE2_S ((NRF_UARTE_Type*) NRF_UARTE2_S_BASE)
- #define NRF_SPIM3_NS ((NRF_SPIM_Type*) NRF_SPIM3_NS_BASE)
- #define NRF_SPIS3_NS ((NRF_SPIS_Type*) NRF_SPIS3_NS_BASE)
- #define NRF_TWIM3_NS ((NRF_TWIM_Type*) NRF_TWIM3_NS_BASE)
- #define NRF_TWIS3_NS ((NRF_TWIS_Type*) NRF_TWIS3_NS_BASE)
- #define NRF_UARTE3_NS ((NRF_UARTE_Type*) NRF_UARTE3_NS_BASE)
- #define NRF_SPIM3_S ((NRF_SPIM_Type*) NRF_SPIM3_S_BASE)
- #define NRF_SPIS3_S ((NRF_SPIS_Type*) NRF_SPIS3_S_BASE)
- #define NRF_TWIM3_S ((NRF_TWIM_Type*) NRF_TWIM3_S_BASE)
- #define NRF_TWIS3_S ((NRF_TWIS_Type*) NRF_TWIS3_S_BASE)
- #define NRF_UARTE3_S ((NRF_UARTE_Type*) NRF_UARTE3_S_BASE)
- #define NRF_GPIOTE0_S ((NRF_GPIOTE_Type*) NRF_GPIOTE0_S_BASE)
- #define NRF_SAADC_NS ((NRF_SAADC_Type*) NRF_SAADC_NS_BASE)
- #define NRF_SAADC_S ((NRF_SAADC_Type*) NRF_SAADC_S_BASE)
- #define NRF_TIMER0_NS ((NRF_TIMER_Type*) NRF_TIMER0_NS_BASE)
- #define NRF_TIMER0_S ((NRF_TIMER_Type*) NRF_TIMER0_S_BASE)
- #define NRF_TIMER1_NS ((NRF_TIMER_Type*) NRF_TIMER1_NS_BASE)
- #define NRF_TIMER1_S ((NRF_TIMER_Type*) NRF_TIMER1_S_BASE)
- #define NRF_TIMER2_NS ((NRF_TIMER_Type*) NRF_TIMER2_NS_BASE)
- #define NRF_TIMER2_S ((NRF_TIMER_Type*) NRF_TIMER2_S_BASE)
- #define NRF_RTC0_NS ((NRF_RTC_Type*) NRF_RTC0_NS_BASE)
- #define NRF_RTC0_S ((NRF_RTC_Type*) NRF_RTC0_S_BASE)
- #define NRF_RTC1_NS ((NRF_RTC_Type*) NRF_RTC1_NS_BASE)
- #define NRF_RTC1_S ((NRF_RTC_Type*) NRF_RTC1_S_BASE)
- #define NRF_DPPIC_NS ((NRF_DPPIC_Type*) NRF_DPPIC_NS_BASE)
- #define NRF_DPPIC_S ((NRF_DPPIC_Type*) NRF_DPPIC_S_BASE)
- #define NRF_WDT0_NS ((NRF_WDT_Type*) NRF_WDT0_NS_BASE)
- #define NRF_WDT0_S ((NRF_WDT_Type*) NRF_WDT0_S_BASE)
- #define NRF_WDT1_NS ((NRF_WDT_Type*) NRF_WDT1_NS_BASE)
- #define NRF_WDT1_S ((NRF_WDT_Type*) NRF_WDT1_S_BASE)
- #define NRF_COMP_NS ((NRF_COMP_Type*) NRF_COMP_NS_BASE)
- #define NRF_LPCOMP_NS ((NRF_LPCOMP_Type*) NRF_LPCOMP_NS_BASE)
- #define NRF_COMP_S ((NRF_COMP_Type*) NRF_COMP_S_BASE)
- #define NRF_LPCOMP_S ((NRF_LPCOMP_Type*) NRF_LPCOMP_S_BASE)
- #define NRF_EGU0_NS ((NRF_EGU_Type*) NRF_EGU0_NS_BASE)
- #define NRF_EGU0_S ((NRF_EGU_Type*) NRF_EGU0_S_BASE)
- #define NRF_EGU1_NS ((NRF_EGU_Type*) NRF_EGU1_NS_BASE)
- #define NRF_EGU1_S ((NRF_EGU_Type*) NRF_EGU1_S_BASE)
- #define NRF_EGU2_NS ((NRF_EGU_Type*) NRF_EGU2_NS_BASE)
- #define NRF_EGU2_S ((NRF_EGU_Type*) NRF_EGU2_S_BASE)
- #define NRF_EGU3_NS ((NRF_EGU_Type*) NRF_EGU3_NS_BASE)
- #define NRF_EGU3_S ((NRF_EGU_Type*) NRF_EGU3_S_BASE)
- #define NRF_EGU4_NS ((NRF_EGU_Type*) NRF_EGU4_NS_BASE)
- #define NRF_EGU4_S ((NRF_EGU_Type*) NRF_EGU4_S_BASE)
- #define NRF_EGU5_NS ((NRF_EGU_Type*) NRF_EGU5_NS_BASE)
- #define NRF_EGU5_S ((NRF_EGU_Type*) NRF_EGU5_S_BASE)
- #define NRF_PWM0_NS ((NRF_PWM_Type*) NRF_PWM0_NS_BASE)
- #define NRF_PWM0_S ((NRF_PWM_Type*) NRF_PWM0_S_BASE)
- #define NRF_PWM1_NS ((NRF_PWM_Type*) NRF_PWM1_NS_BASE)
- #define NRF_PWM1_S ((NRF_PWM_Type*) NRF_PWM1_S_BASE)
- #define NRF_PWM2_NS ((NRF_PWM_Type*) NRF_PWM2_NS_BASE)
- #define NRF_PWM2_S ((NRF_PWM_Type*) NRF_PWM2_S_BASE)
- #define NRF_PWM3_NS ((NRF_PWM_Type*) NRF_PWM3_NS_BASE)
- #define NRF_PWM3_S ((NRF_PWM_Type*) NRF_PWM3_S_BASE)
- #define NRF_PDM0_NS ((NRF_PDM_Type*) NRF_PDM0_NS_BASE)
- #define NRF_PDM0_S ((NRF_PDM_Type*) NRF_PDM0_S_BASE)
- #define NRF_I2S0_NS ((NRF_I2S_Type*) NRF_I2S0_NS_BASE)
- #define NRF_I2S0_S ((NRF_I2S_Type*) NRF_I2S0_S_BASE)
- #define NRF_IPC_NS ((NRF_IPC_Type*) NRF_IPC_NS_BASE)
- #define NRF_IPC_S ((NRF_IPC_Type*) NRF_IPC_S_BASE)
- #define NRF_QSPI_NS ((NRF_QSPI_Type*) NRF_QSPI_NS_BASE)
- #define NRF_QSPI_S ((NRF_QSPI_Type*) NRF_QSPI_S_BASE)
- #define NRF_NFCT_NS ((NRF_NFCT_Type*) NRF_NFCT_NS_BASE)
- #define NRF_NFCT_S ((NRF_NFCT_Type*) NRF_NFCT_S_BASE)
- #define NRF_GPIOTE1_NS ((NRF_GPIOTE_Type*) NRF_GPIOTE1_NS_BASE)
- #define NRF_MUTEX_NS ((NRF_MUTEX_Type*) NRF_MUTEX_NS_BASE)
- #define NRF_MUTEX_S ((NRF_MUTEX_Type*) NRF_MUTEX_S_BASE)
- #define NRF_QDEC0_NS ((NRF_QDEC_Type*) NRF_QDEC0_NS_BASE)
- #define NRF_QDEC0_S ((NRF_QDEC_Type*) NRF_QDEC0_S_BASE)
- #define NRF_QDEC1_NS ((NRF_QDEC_Type*) NRF_QDEC1_NS_BASE)
- #define NRF_QDEC1_S ((NRF_QDEC_Type*) NRF_QDEC1_S_BASE)
- #define NRF_USBD_NS ((NRF_USBD_Type*) NRF_USBD_NS_BASE)
- #define NRF_USBD_S ((NRF_USBD_Type*) NRF_USBD_S_BASE)
- #define NRF_USBREGULATOR_NS ((NRF_USBREG_Type*) NRF_USBREGULATOR_NS_BASE)
- #define NRF_USBREGULATOR_S ((NRF_USBREG_Type*) NRF_USBREGULATOR_S_BASE)
- #define NRF_KMU_NS ((NRF_KMU_Type*) NRF_KMU_NS_BASE)
- #define NRF_NVMC_NS ((NRF_NVMC_Type*) NRF_NVMC_NS_BASE)
- #define NRF_KMU_S ((NRF_KMU_Type*) NRF_KMU_S_BASE)
- #define NRF_NVMC_S ((NRF_NVMC_Type*) NRF_NVMC_S_BASE)
- #define NRF_P0_NS ((NRF_GPIO_Type*) NRF_P0_NS_BASE)
- #define NRF_P1_NS ((NRF_GPIO_Type*) NRF_P1_NS_BASE)
- #define NRF_P0_S ((NRF_GPIO_Type*) NRF_P0_S_BASE)
- #define NRF_P1_S ((NRF_GPIO_Type*) NRF_P1_S_BASE)
- #define NRF_CRYPTOCELL_S ((NRF_CRYPTOCELL_Type*) NRF_CRYPTOCELL_S_BASE)
- #define NRF_VMC_NS ((NRF_VMC_Type*) NRF_VMC_NS_BASE)
- #define NRF_VMC_S ((NRF_VMC_Type*) NRF_VMC_S_BASE)
-
- #ifdef __cplusplus
- }
- #endif
- #endif
-
-
|