123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162 |
- #ifndef NRF52_TO_NRF52810_H
- #define NRF52_TO_NRF52810_H
-
- #ifndef COMP_LPCOMP_IRQHandler
- #define COMP_LPCOMP_IRQHandler COMP_IRQHandler
- #endif
- #ifndef SWI2_EGU2_IRQHandler
- #define SWI2_EGU2_IRQHandler SWI2_IRQHandler
- #endif
- #ifndef SWI3_EGU3_IRQHandler
- #define SWI3_EGU3_IRQHandler SWI3_IRQHandler
- #endif
- #ifndef SWI4_EGU4_IRQHandler
- #define SWI4_EGU4_IRQHandler SWI4_IRQHandler
- #endif
- #ifndef SWI5_EGU5_IRQHandler
- #define SWI5_EGU5_IRQHandler SWI5_IRQHandler
- #endif
- #ifndef COMP_LPCOMP_IRQn
- #define COMP_LPCOMP_IRQn COMP_IRQn
- #endif
- #ifndef SWI2_EGU2_IRQn
- #define SWI2_EGU2_IRQn SWI2_IRQn
- #endif
- #ifndef SWI3_EGU3_IRQn
- #define SWI3_EGU3_IRQn SWI3_IRQn
- #endif
- #ifndef SWI4_EGU4_IRQn
- #define SWI4_EGU4_IRQn SWI4_IRQn
- #endif
- #ifndef SWI5_EGU5_IRQn
- #define SWI5_EGU5_IRQn SWI5_IRQn
- #endif
- #ifndef I2S_ENABLE_ENABLE_DISABLE
- #define I2S_ENABLE_ENABLE_DISABLE I2S_ENABLE_ENABLE_Disabled
- #endif
- #ifndef I2S_ENABLE_ENABLE_ENABLE
- #define I2S_ENABLE_ENABLE_ENABLE I2S_ENABLE_ENABLE_Enabled
- #endif
- #ifndef I2S_CONFIG_MODE_MODE_MASTER
- #define I2S_CONFIG_MODE_MODE_MASTER I2S_CONFIG_MODE_MODE_Master
- #endif
- #ifndef I2S_CONFIG_MODE_MODE_SLAVE
- #define I2S_CONFIG_MODE_MODE_SLAVE I2S_CONFIG_MODE_MODE_Slave
- #endif
- #ifndef I2S_CONFIG_RXEN_RXEN_DISABLE
- #define I2S_CONFIG_RXEN_RXEN_DISABLE I2S_CONFIG_RXEN_RXEN_Disabled
- #endif
- #ifndef I2S_CONFIG_RXEN_RXEN_ENABLE
- #define I2S_CONFIG_RXEN_RXEN_ENABLE I2S_CONFIG_RXEN_RXEN_Enabled
- #endif
- #ifndef I2S_CONFIG_TXEN_TXEN_DISABLE
- #define I2S_CONFIG_TXEN_TXEN_DISABLE I2S_CONFIG_TXEN_TXEN_Disabled
- #endif
- #ifndef I2S_CONFIG_TXEN_TXEN_ENABLE
- #define I2S_CONFIG_TXEN_TXEN_ENABLE I2S_CONFIG_TXEN_TXEN_Enabled
- #endif
- #ifndef I2S_CONFIG_MCKEN_MCKEN_DISABLE
- #define I2S_CONFIG_MCKEN_MCKEN_DISABLE I2S_CONFIG_MCKEN_MCKEN_Disabled
- #endif
- #ifndef I2S_CONFIG_MCKEN_MCKEN_ENABLE
- #define I2S_CONFIG_MCKEN_MCKEN_ENABLE I2S_CONFIG_MCKEN_MCKEN_Enabled
- #endif
- #ifndef I2S_CONFIG_SWIDTH_SWIDTH_8BIT
- #define I2S_CONFIG_SWIDTH_SWIDTH_8BIT I2S_CONFIG_SWIDTH_SWIDTH_8Bit
- #endif
- #ifndef I2S_CONFIG_SWIDTH_SWIDTH_16BIT
- #define I2S_CONFIG_SWIDTH_SWIDTH_16BIT I2S_CONFIG_SWIDTH_SWIDTH_16Bit
- #endif
- #ifndef I2S_CONFIG_SWIDTH_SWIDTH_24BIT
- #define I2S_CONFIG_SWIDTH_SWIDTH_24BIT I2S_CONFIG_SWIDTH_SWIDTH_24Bit
- #endif
- #ifndef I2S_CONFIG_ALIGN_ALIGN_LEFT
- #define I2S_CONFIG_ALIGN_ALIGN_LEFT I2S_CONFIG_ALIGN_ALIGN_Left
- #endif
- #ifndef I2S_CONFIG_ALIGN_ALIGN_RIGHT
- #define I2S_CONFIG_ALIGN_ALIGN_RIGHT I2S_CONFIG_ALIGN_ALIGN_Right
- #endif
- #ifndef I2S_CONFIG_FORMAT_FORMAT_ALIGNED
- #define I2S_CONFIG_FORMAT_FORMAT_ALIGNED I2S_CONFIG_FORMAT_FORMAT_Aligned
- #endif
- #ifndef I2S_CONFIG_CHANNELS_CHANNELS_STEREO
- #define I2S_CONFIG_CHANNELS_CHANNELS_STEREO I2S_CONFIG_CHANNELS_CHANNELS_Stereo
- #endif
- #ifndef I2S_CONFIG_CHANNELS_CHANNELS_LEFT
- #define I2S_CONFIG_CHANNELS_CHANNELS_LEFT I2S_CONFIG_CHANNELS_CHANNELS_Left
- #endif
- #ifndef I2S_CONFIG_CHANNELS_CHANNELS_RIGHT
- #define I2S_CONFIG_CHANNELS_CHANNELS_RIGHT I2S_CONFIG_CHANNELS_CHANNELS_Right
- #endif
- #ifndef LPCOMP_RESULT_RESULT_Bellow
- #define LPCOMP_RESULT_RESULT_Bellow LPCOMP_RESULT_RESULT_Below
- #endif
- #endif
|