12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105 |
- #ifndef NRF52820_H
- #define NRF52820_H
- #ifdef __cplusplus
- extern "C" {
- #endif
- typedef enum {
- Reset_IRQn = -15,
- NonMaskableInt_IRQn = -14,
- HardFault_IRQn = -13,
- MemoryManagement_IRQn = -12,
- BusFault_IRQn = -11,
- UsageFault_IRQn = -10,
- SVCall_IRQn = -5,
- DebugMonitor_IRQn = -4,
- PendSV_IRQn = -2,
- SysTick_IRQn = -1,
- POWER_CLOCK_IRQn = 0,
- RADIO_IRQn = 1,
- UARTE0_UART0_IRQn = 2,
- SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn= 3,
- SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn= 4,
- GPIOTE_IRQn = 6,
- TIMER0_IRQn = 8,
- TIMER1_IRQn = 9,
- TIMER2_IRQn = 10,
- RTC0_IRQn = 11,
- TEMP_IRQn = 12,
- RNG_IRQn = 13,
- ECB_IRQn = 14,
- CCM_AAR_IRQn = 15,
- WDT_IRQn = 16,
- RTC1_IRQn = 17,
- QDEC_IRQn = 18,
- COMP_IRQn = 19,
- SWI0_EGU0_IRQn = 20,
- SWI1_EGU1_IRQn = 21,
- SWI2_EGU2_IRQn = 22,
- SWI3_EGU3_IRQn = 23,
- SWI4_EGU4_IRQn = 24,
- SWI5_EGU5_IRQn = 25,
- TIMER3_IRQn = 26,
- USBD_IRQn = 39
- } IRQn_Type;
- #define __CM4_REV 0x0001U
- #define __DSP_PRESENT 1
- #define __VTOR_PRESENT 1
- #define __NVIC_PRIO_BITS 3
- #define __Vendor_SysTickConfig 0
- #define __MPU_PRESENT 1
- #define __FPU_PRESENT 0
-
- #include "core_cm4.h"
- #include "system_nrf52820.h"
- #ifndef __IM
- #define __IM __I
- #endif
- #ifndef __OM
- #define __OM __O
- #endif
- #ifndef __IOM
- #define __IOM __IO
- #endif
- #if defined (__CC_ARM)
- #pragma push
- #pragma anon_unions
- #elif defined (__ICCARM__)
- #pragma language=extended
- #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
- #pragma clang diagnostic push
- #pragma clang diagnostic ignored "-Wc11-extensions"
- #pragma clang diagnostic ignored "-Wreserved-id-macro"
- #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
- #pragma clang diagnostic ignored "-Wnested-anon-types"
- #elif defined (__GNUC__)
-
- #elif defined (__TMS470__)
-
- #elif defined (__TASKING__)
- #pragma warning 586
- #elif defined (__CSMC__)
-
- #else
- #warning Not supported compiler type
- #endif
- typedef struct {
- __IM uint32_t PART;
- __IM uint32_t VARIANT;
- __IM uint32_t PACKAGE;
- __IM uint32_t RAM;
- __IM uint32_t FLASH;
- } FICR_INFO_Type;
- typedef struct {
- __IM uint32_t A0;
- __IM uint32_t A1;
- __IM uint32_t A2;
- __IM uint32_t A3;
- __IM uint32_t A4;
- __IM uint32_t A5;
- __IM uint32_t B0;
- __IM uint32_t B1;
- __IM uint32_t B2;
- __IM uint32_t B3;
- __IM uint32_t B4;
- __IM uint32_t B5;
- __IM uint32_t T0;
- __IM uint32_t T1;
- __IM uint32_t T2;
- __IM uint32_t T3;
- __IM uint32_t T4;
- } FICR_TEMP_Type;
- typedef struct {
- __IOM uint32_t POWER;
- __OM uint32_t POWERSET;
- __OM uint32_t POWERCLR;
- __IM uint32_t RESERVED;
- } POWER_RAM_Type;
- typedef struct {
- __IOM uint32_t DFEGPIO[8];
- } RADIO_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } RADIO_DFEPACKET_Type;
- typedef struct {
- __IOM uint32_t RTS;
- __IOM uint32_t TXD;
- __IOM uint32_t CTS;
- __IOM uint32_t RXD;
- } UART_PSEL_Type;
- typedef struct {
- __IOM uint32_t RTS;
- __IOM uint32_t TXD;
- __IOM uint32_t CTS;
- __IOM uint32_t RXD;
- } UARTE_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } UARTE_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } UARTE_TXD_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MOSI;
- __IOM uint32_t MISO;
- } SPI_PSEL_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MOSI;
- __IOM uint32_t MISO;
- } SPIM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIM_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIM_TXD_Type;
- typedef struct {
- __IOM uint32_t SCK;
- __IOM uint32_t MISO;
- __IOM uint32_t MOSI;
- __IOM uint32_t CSN;
- } SPIS_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIS_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } SPIS_TXD_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWI_PSEL_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWIM_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIM_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIM_TXD_Type;
- typedef struct {
- __IOM uint32_t SCL;
- __IOM uint32_t SDA;
- } TWIS_PSEL_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIS_RXD_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IOM uint32_t LIST;
- } TWIS_TXD_Type;
- typedef struct {
- __IOM uint32_t LED;
- __IOM uint32_t A;
- __IOM uint32_t B;
- } QDEC_PSEL_Type;
- typedef struct {
- __IOM uint32_t ADDR;
- __IOM uint32_t SIZE;
- __IOM uint32_t PERM;
- __IM uint32_t RESERVED;
- } ACL_ACL_Type;
- typedef struct {
- __OM uint32_t EN;
- __OM uint32_t DIS;
- } PPI_TASKS_CHG_Type;
- typedef struct {
- __IOM uint32_t EEP;
- __IOM uint32_t TEP;
- } PPI_CH_Type;
- typedef struct {
- __IOM uint32_t TEP;
- } PPI_FORK_Type;
- typedef struct {
- __IM uint32_t EPIN[8];
- __IM uint32_t RESERVED;
- __IM uint32_t EPOUT[8];
- } USBD_HALTED_Type;
- typedef struct {
- __IOM uint32_t EPOUT[8];
- __IM uint32_t ISOOUT;
- } USBD_SIZE_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IM uint32_t RESERVED[2];
- } USBD_EPIN_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } USBD_ISOIN_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- __IM uint32_t RESERVED[2];
- } USBD_EPOUT_Type;
- typedef struct {
- __IOM uint32_t PTR;
- __IOM uint32_t MAXCNT;
- __IM uint32_t AMOUNT;
- } USBD_ISOOUT_Type;
-
- typedef struct {
- __IM uint32_t RESERVED[4];
- __IM uint32_t CODEPAGESIZE;
- __IM uint32_t CODESIZE;
- __IM uint32_t RESERVED1[18];
- __IM uint32_t DEVICEID[2];
- __IM uint32_t RESERVED2[6];
- __IM uint32_t ER[4];
- __IM uint32_t IR[4];
- __IM uint32_t DEVICEADDRTYPE;
- __IM uint32_t DEVICEADDR[2];
- __IM uint32_t RESERVED3[21];
- __IM FICR_INFO_Type INFO;
- __IM uint32_t RESERVED4[143];
- __IM uint32_t PRODTEST[3];
- __IM uint32_t RESERVED5[42];
- __IM FICR_TEMP_Type TEMP;
- } NRF_FICR_Type;
- typedef struct {
- __IM uint32_t RESERVED[5];
- __IOM uint32_t NRFFW[13];
- __IM uint32_t RESERVED1[2];
- __IOM uint32_t NRFHW[12];
- __IOM uint32_t CUSTOMER[32];
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t PSELRESET[2];
- __IOM uint32_t APPROTECT;
- __IM uint32_t RESERVED3;
- __IOM uint32_t DEBUGCTRL;
- __IM uint32_t RESERVED4[60];
- __IOM uint32_t REGOUT0;
- } NRF_UICR_Type;
- typedef struct {
- __OM uint32_t TASKS_HFCLKSTART;
- __OM uint32_t TASKS_HFCLKSTOP;
- __OM uint32_t TASKS_LFCLKSTART;
- __OM uint32_t TASKS_LFCLKSTOP;
- __OM uint32_t TASKS_CAL;
- __OM uint32_t TASKS_CTSTART;
- __OM uint32_t TASKS_CTSTOP;
- __IM uint32_t RESERVED[57];
- __IOM uint32_t EVENTS_HFCLKSTARTED;
- __IOM uint32_t EVENTS_LFCLKSTARTED;
- __IM uint32_t RESERVED1;
- __IOM uint32_t EVENTS_DONE;
- __IOM uint32_t EVENTS_CTTO;
- __IM uint32_t RESERVED2[5];
- __IOM uint32_t EVENTS_CTSTARTED;
- __IOM uint32_t EVENTS_CTSTOPPED;
- __IM uint32_t RESERVED3[117];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[63];
- __IM uint32_t HFCLKRUN;
- __IM uint32_t HFCLKSTAT;
- __IM uint32_t RESERVED5;
- __IM uint32_t LFCLKRUN;
- __IM uint32_t LFCLKSTAT;
- __IM uint32_t LFCLKSRCCOPY;
- __IM uint32_t RESERVED6[62];
- __IOM uint32_t LFCLKSRC;
- __IM uint32_t RESERVED7[3];
- __IOM uint32_t HFXODEBOUNCE;
- __IOM uint32_t LFXODEBOUNCE;
- __IM uint32_t RESERVED8[2];
- __IOM uint32_t CTIV;
- } NRF_CLOCK_Type;
- typedef struct {
- __IM uint32_t RESERVED[30];
- __OM uint32_t TASKS_CONSTLAT;
- __OM uint32_t TASKS_LOWPWR;
- __IM uint32_t RESERVED1[34];
- __IOM uint32_t EVENTS_POFWARN;
- __IM uint32_t RESERVED2[2];
- __IOM uint32_t EVENTS_SLEEPENTER;
- __IOM uint32_t EVENTS_SLEEPEXIT;
- __IOM uint32_t EVENTS_USBDETECTED;
- __IOM uint32_t EVENTS_USBREMOVED;
- __IOM uint32_t EVENTS_USBPWRRDY;
- __IM uint32_t RESERVED3[119];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[61];
- __IOM uint32_t RESETREAS;
- __IM uint32_t RESERVED5[9];
- __IM uint32_t RAMSTATUS;
- __IM uint32_t RESERVED6[3];
- __IM uint32_t USBREGSTATUS;
- __IM uint32_t RESERVED7[49];
- __OM uint32_t SYSTEMOFF;
- __IM uint32_t RESERVED8[3];
- __IOM uint32_t POFCON;
- __IM uint32_t RESERVED9[2];
- __IOM uint32_t GPREGRET;
- __IOM uint32_t GPREGRET2;
- __IM uint32_t RESERVED10[21];
- __IOM uint32_t DCDCEN;
- __IM uint32_t RESERVED11[49];
- __IM uint32_t MAINREGSTATUS;
- __IM uint32_t RESERVED12[175];
- __IOM POWER_RAM_Type RAM[4];
- } NRF_POWER_Type;
- typedef struct {
- __IM uint32_t RESERVED[321];
- __IOM uint32_t OUT;
- __IOM uint32_t OUTSET;
- __IOM uint32_t OUTCLR;
- __IM uint32_t IN;
- __IOM uint32_t DIR;
- __IOM uint32_t DIRSET;
- __IOM uint32_t DIRCLR;
- __IOM uint32_t LATCH;
- __IOM uint32_t DETECTMODE;
- __IM uint32_t RESERVED1[118];
- __IOM uint32_t PIN_CNF[32];
- } NRF_GPIO_Type;
- typedef struct {
- __OM uint32_t TASKS_TXEN;
- __OM uint32_t TASKS_RXEN;
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_DISABLE;
- __OM uint32_t TASKS_RSSISTART;
- __OM uint32_t TASKS_RSSISTOP;
- __OM uint32_t TASKS_BCSTART;
- __OM uint32_t TASKS_BCSTOP;
- __OM uint32_t TASKS_EDSTART;
- __OM uint32_t TASKS_EDSTOP;
- __OM uint32_t TASKS_CCASTART;
- __OM uint32_t TASKS_CCASTOP;
- __IM uint32_t RESERVED[51];
- __IOM uint32_t EVENTS_READY;
- __IOM uint32_t EVENTS_ADDRESS;
- __IOM uint32_t EVENTS_PAYLOAD;
- __IOM uint32_t EVENTS_END;
- __IOM uint32_t EVENTS_DISABLED;
- __IOM uint32_t EVENTS_DEVMATCH;
- __IOM uint32_t EVENTS_DEVMISS;
- __IOM uint32_t EVENTS_RSSIEND;
- __IM uint32_t RESERVED1[2];
- __IOM uint32_t EVENTS_BCMATCH;
- __IM uint32_t RESERVED2;
- __IOM uint32_t EVENTS_CRCOK;
- __IOM uint32_t EVENTS_CRCERROR;
- __IOM uint32_t EVENTS_FRAMESTART;
- __IOM uint32_t EVENTS_EDEND;
- __IOM uint32_t EVENTS_EDSTOPPED;
- __IOM uint32_t EVENTS_CCAIDLE;
- __IOM uint32_t EVENTS_CCABUSY;
- __IOM uint32_t EVENTS_CCASTOPPED;
- __IOM uint32_t EVENTS_RATEBOOST;
- __IOM uint32_t EVENTS_TXREADY;
- __IOM uint32_t EVENTS_RXREADY;
- __IOM uint32_t EVENTS_MHRMATCH;
- __IM uint32_t RESERVED3[2];
- __IOM uint32_t EVENTS_SYNC;
- __IOM uint32_t EVENTS_PHYEND;
- __IOM uint32_t EVENTS_CTEPRESENT;
- __IM uint32_t RESERVED4[35];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED5[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED6[61];
- __IM uint32_t CRCSTATUS;
- __IM uint32_t RESERVED7;
- __IM uint32_t RXMATCH;
- __IM uint32_t RXCRC;
- __IM uint32_t DAI;
- __IM uint32_t PDUSTAT;
- __IM uint32_t RESERVED8[13];
- __IM uint32_t CTESTATUS;
- __IM uint32_t RESERVED9[2];
- __IM uint32_t DFESTATUS;
- __IM uint32_t RESERVED10[42];
- __IOM uint32_t PACKETPTR;
- __IOM uint32_t FREQUENCY;
- __IOM uint32_t TXPOWER;
- __IOM uint32_t MODE;
- __IOM uint32_t PCNF0;
- __IOM uint32_t PCNF1;
- __IOM uint32_t BASE0;
- __IOM uint32_t BASE1;
- __IOM uint32_t PREFIX0;
- __IOM uint32_t PREFIX1;
- __IOM uint32_t TXADDRESS;
- __IOM uint32_t RXADDRESSES;
- __IOM uint32_t CRCCNF;
- __IOM uint32_t CRCPOLY;
- __IOM uint32_t CRCINIT;
- __IM uint32_t RESERVED11;
- __IOM uint32_t TIFS;
- __IM uint32_t RSSISAMPLE;
- __IM uint32_t RESERVED12;
- __IM uint32_t STATE;
- __IOM uint32_t DATAWHITEIV;
- __IM uint32_t RESERVED13[2];
- __IOM uint32_t BCC;
- __IM uint32_t RESERVED14[39];
- __IOM uint32_t DAB[8];
- __IOM uint32_t DAP[8];
- __IOM uint32_t DACNF;
- __IOM uint32_t MHRMATCHCONF;
- __IOM uint32_t MHRMATCHMAS;
- __IM uint32_t RESERVED15;
- __IOM uint32_t MODECNF0;
- __IM uint32_t RESERVED16[3];
- __IOM uint32_t SFD;
- __IOM uint32_t EDCNT;
- __IM uint32_t EDSAMPLE;
- __IOM uint32_t CCACTRL;
- __IM uint32_t RESERVED17[164];
- __IOM uint32_t DFEMODE;
- __IOM uint32_t CTEINLINECONF;
- __IM uint32_t RESERVED18[2];
- __IOM uint32_t DFECTRL1;
- __IOM uint32_t DFECTRL2;
- __IM uint32_t RESERVED19[4];
- __IOM uint32_t SWITCHPATTERN;
- __IOM uint32_t CLEARPATTERN;
- __IOM RADIO_PSEL_Type PSEL;
- __IOM RADIO_DFEPACKET_Type DFEPACKET;
- __IM uint32_t RESERVED20[424];
- __IOM uint32_t POWER;
- } NRF_RADIO_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __OM uint32_t TASKS_STOPRX;
- __OM uint32_t TASKS_STARTTX;
- __OM uint32_t TASKS_STOPTX;
- __IM uint32_t RESERVED[3];
- __OM uint32_t TASKS_SUSPEND;
- __IM uint32_t RESERVED1[56];
- __IOM uint32_t EVENTS_CTS;
- __IOM uint32_t EVENTS_NCTS;
- __IOM uint32_t EVENTS_RXDRDY;
- __IM uint32_t RESERVED2[4];
- __IOM uint32_t EVENTS_TXDRDY;
- __IM uint32_t RESERVED3;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_RXTO;
- __IM uint32_t RESERVED5[46];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED6[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED7[93];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED8[31];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED9;
- __IOM UART_PSEL_Type PSEL;
- __IM uint32_t RXD;
- __OM uint32_t TXD;
- __IM uint32_t RESERVED10;
- __IOM uint32_t BAUDRATE;
- __IM uint32_t RESERVED11[17];
- __IOM uint32_t CONFIG;
- } NRF_UART_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __OM uint32_t TASKS_STOPRX;
- __OM uint32_t TASKS_STARTTX;
- __OM uint32_t TASKS_STOPTX;
- __IM uint32_t RESERVED[7];
- __OM uint32_t TASKS_FLUSHRX;
- __IM uint32_t RESERVED1[52];
- __IOM uint32_t EVENTS_CTS;
- __IOM uint32_t EVENTS_NCTS;
- __IOM uint32_t EVENTS_RXDRDY;
- __IM uint32_t RESERVED2;
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED3[2];
- __IOM uint32_t EVENTS_TXDRDY;
- __IOM uint32_t EVENTS_ENDTX;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_RXTO;
- __IM uint32_t RESERVED5;
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED6;
- __IOM uint32_t EVENTS_TXSTOPPED;
- __IM uint32_t RESERVED7[41];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[93];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED10[31];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED11;
- __IOM UARTE_PSEL_Type PSEL;
- __IM uint32_t RESERVED12[3];
- __IOM uint32_t BAUDRATE;
- __IM uint32_t RESERVED13[3];
- __IOM UARTE_RXD_Type RXD;
- __IM uint32_t RESERVED14;
- __IOM UARTE_TXD_Type TXD;
- __IM uint32_t RESERVED15[7];
- __IOM uint32_t CONFIG;
- } NRF_UARTE_Type;
- typedef struct {
- __IM uint32_t RESERVED[66];
- __IOM uint32_t EVENTS_READY;
- __IM uint32_t RESERVED1[126];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[125];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED3;
- __IOM SPI_PSEL_Type PSEL;
- __IM uint32_t RESERVED4;
- __IM uint32_t RXD;
- __IOM uint32_t TXD;
- __IM uint32_t RESERVED5;
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED6[11];
- __IOM uint32_t CONFIG;
- } NRF_SPI_Type;
- typedef struct {
- __IM uint32_t RESERVED[4];
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED2[56];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED3[2];
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED4;
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED5;
- __IOM uint32_t EVENTS_ENDTX;
- __IM uint32_t RESERVED6[10];
- __IOM uint32_t EVENTS_STARTED;
- __IM uint32_t RESERVED7[44];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[125];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED10;
- __IOM SPIM_PSEL_Type PSEL;
- __IM uint32_t RESERVED11[4];
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED12[3];
- __IOM SPIM_RXD_Type RXD;
- __IOM SPIM_TXD_Type TXD;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED13[26];
- __IOM uint32_t ORC;
- } NRF_SPIM_Type;
- typedef struct {
- __IM uint32_t RESERVED[9];
- __OM uint32_t TASKS_ACQUIRE;
- __OM uint32_t TASKS_RELEASE;
- __IM uint32_t RESERVED1[54];
- __IOM uint32_t EVENTS_END;
- __IM uint32_t RESERVED2[2];
- __IOM uint32_t EVENTS_ENDRX;
- __IM uint32_t RESERVED3[5];
- __IOM uint32_t EVENTS_ACQUIRED;
- __IM uint32_t RESERVED4[53];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED5[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED6[61];
- __IM uint32_t SEMSTAT;
- __IM uint32_t RESERVED7[15];
- __IOM uint32_t STATUS;
- __IM uint32_t RESERVED8[47];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED9;
- __IOM SPIS_PSEL_Type PSEL;
- __IM uint32_t RESERVED10[7];
- __IOM SPIS_RXD_Type RXD;
- __IOM SPIS_TXD_Type TXD;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED11;
- __IOM uint32_t DEF;
- __IM uint32_t RESERVED12[24];
- __IOM uint32_t ORC;
- } NRF_SPIS_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STARTTX;
- __IM uint32_t RESERVED1[2];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED2;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED3[56];
- __IOM uint32_t EVENTS_STOPPED;
- __IOM uint32_t EVENTS_RXDREADY;
- __IM uint32_t RESERVED4[4];
- __IOM uint32_t EVENTS_TXDSENT;
- __IM uint32_t RESERVED5;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED6[4];
- __IOM uint32_t EVENTS_BB;
- __IM uint32_t RESERVED7[3];
- __IOM uint32_t EVENTS_SUSPENDED;
- __IM uint32_t RESERVED8[45];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED9[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED10[110];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED11[14];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED12;
- __IOM TWI_PSEL_Type PSEL;
- __IM uint32_t RESERVED13[2];
- __IM uint32_t RXD;
- __IOM uint32_t TXD;
- __IM uint32_t RESERVED14;
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED15[24];
- __IOM uint32_t ADDRESS;
- } NRF_TWI_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTRX;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STARTTX;
- __IM uint32_t RESERVED1[2];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED2;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED3[56];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED5[8];
- __IOM uint32_t EVENTS_SUSPENDED;
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED6[2];
- __IOM uint32_t EVENTS_LASTRX;
- __IOM uint32_t EVENTS_LASTTX;
- __IM uint32_t RESERVED7[39];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[110];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t RESERVED10[14];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED11;
- __IOM TWIM_PSEL_Type PSEL;
- __IM uint32_t RESERVED12[5];
- __IOM uint32_t FREQUENCY;
- __IM uint32_t RESERVED13[3];
- __IOM TWIM_RXD_Type RXD;
- __IOM TWIM_TXD_Type TXD;
- __IM uint32_t RESERVED14[13];
- __IOM uint32_t ADDRESS;
- } NRF_TWIM_Type;
- typedef struct {
- __IM uint32_t RESERVED[5];
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1;
- __OM uint32_t TASKS_SUSPEND;
- __OM uint32_t TASKS_RESUME;
- __IM uint32_t RESERVED2[3];
- __OM uint32_t TASKS_PREPARERX;
- __OM uint32_t TASKS_PREPARETX;
- __IM uint32_t RESERVED3[51];
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED4[7];
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED5[9];
- __IOM uint32_t EVENTS_RXSTARTED;
- __IOM uint32_t EVENTS_TXSTARTED;
- __IM uint32_t RESERVED6[4];
- __IOM uint32_t EVENTS_WRITE;
- __IOM uint32_t EVENTS_READ;
- __IM uint32_t RESERVED7[37];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED8[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED9[113];
- __IOM uint32_t ERRORSRC;
- __IM uint32_t MATCH;
- __IM uint32_t RESERVED10[10];
- __IOM uint32_t ENABLE;
- __IM uint32_t RESERVED11;
- __IOM TWIS_PSEL_Type PSEL;
- __IM uint32_t RESERVED12[9];
- __IOM TWIS_RXD_Type RXD;
- __IOM TWIS_TXD_Type TXD;
- __IM uint32_t RESERVED13[13];
- __IOM uint32_t ADDRESS[2];
- __IM uint32_t RESERVED14;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED15[10];
- __IOM uint32_t ORC;
- } NRF_TWIS_Type;
- typedef struct {
- __OM uint32_t TASKS_OUT[8];
- __IM uint32_t RESERVED[4];
- __OM uint32_t TASKS_SET[8];
- __IM uint32_t RESERVED1[4];
- __OM uint32_t TASKS_CLR[8];
- __IM uint32_t RESERVED2[32];
- __IOM uint32_t EVENTS_IN[8];
- __IM uint32_t RESERVED3[23];
- __IOM uint32_t EVENTS_PORT;
- __IM uint32_t RESERVED4[97];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED5[129];
- __IOM uint32_t CONFIG[8];
- } NRF_GPIOTE_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_COUNT;
- __OM uint32_t TASKS_CLEAR;
- __OM uint32_t TASKS_SHUTDOWN;
- __IM uint32_t RESERVED[11];
- __OM uint32_t TASKS_CAPTURE[6];
- __IM uint32_t RESERVED1[58];
- __IOM uint32_t EVENTS_COMPARE[6];
- __IM uint32_t RESERVED2[42];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED3[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[126];
- __IOM uint32_t MODE;
- __IOM uint32_t BITMODE;
- __IM uint32_t RESERVED5;
- __IOM uint32_t PRESCALER;
- __IM uint32_t RESERVED6[11];
- __IOM uint32_t CC[6];
- } NRF_TIMER_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_CLEAR;
- __OM uint32_t TASKS_TRIGOVRFLW;
- __IM uint32_t RESERVED[60];
- __IOM uint32_t EVENTS_TICK;
- __IOM uint32_t EVENTS_OVRFLW;
- __IM uint32_t RESERVED1[14];
- __IOM uint32_t EVENTS_COMPARE[4];
- __IM uint32_t RESERVED2[109];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[13];
- __IOM uint32_t EVTEN;
- __IOM uint32_t EVTENSET;
- __IOM uint32_t EVTENCLR;
- __IM uint32_t RESERVED4[110];
- __IM uint32_t COUNTER;
- __IOM uint32_t PRESCALER;
- __IM uint32_t RESERVED5[13];
- __IOM uint32_t CC[4];
- } NRF_RTC_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[62];
- __IOM uint32_t EVENTS_DATARDY;
- __IM uint32_t RESERVED1[128];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[127];
- __IM int32_t TEMP;
- __IM uint32_t RESERVED3[5];
- __IOM uint32_t A0;
- __IOM uint32_t A1;
- __IOM uint32_t A2;
- __IOM uint32_t A3;
- __IOM uint32_t A4;
- __IOM uint32_t A5;
- __IM uint32_t RESERVED4[2];
- __IOM uint32_t B0;
- __IOM uint32_t B1;
- __IOM uint32_t B2;
- __IOM uint32_t B3;
- __IOM uint32_t B4;
- __IOM uint32_t B5;
- __IM uint32_t RESERVED5[2];
- __IOM uint32_t T0;
- __IOM uint32_t T1;
- __IOM uint32_t T2;
- __IOM uint32_t T3;
- __IOM uint32_t T4;
- } NRF_TEMP_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED[62];
- __IOM uint32_t EVENTS_VALRDY;
- __IM uint32_t RESERVED1[63];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[126];
- __IOM uint32_t CONFIG;
- __IM uint32_t VALUE;
- } NRF_RNG_Type;
- typedef struct {
- __OM uint32_t TASKS_STARTECB;
- __OM uint32_t TASKS_STOPECB;
- __IM uint32_t RESERVED[62];
- __IOM uint32_t EVENTS_ENDECB;
- __IOM uint32_t EVENTS_ERRORECB;
- __IM uint32_t RESERVED1[127];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[126];
- __IOM uint32_t ECBDATAPTR;
- } NRF_ECB_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STOP;
- __IM uint32_t RESERVED1[61];
- __IOM uint32_t EVENTS_END;
- __IOM uint32_t EVENTS_RESOLVED;
- __IOM uint32_t EVENTS_NOTRESOLVED;
- __IM uint32_t RESERVED2[126];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t STATUS;
- __IM uint32_t RESERVED4[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t NIRK;
- __IOM uint32_t IRKPTR;
- __IM uint32_t RESERVED5;
- __IOM uint32_t ADDRPTR;
- __IOM uint32_t SCRATCHPTR;
- } NRF_AAR_Type;
- typedef struct {
- __OM uint32_t TASKS_KSGEN;
- __OM uint32_t TASKS_CRYPT;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_RATEOVERRIDE;
- __IM uint32_t RESERVED[60];
- __IOM uint32_t EVENTS_ENDKSGEN;
- __IOM uint32_t EVENTS_ENDCRYPT;
- __IOM uint32_t EVENTS_ERROR;
- __IM uint32_t RESERVED1[61];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t MICSTATUS;
- __IM uint32_t RESERVED4[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t MODE;
- __IOM uint32_t CNFPTR;
- __IOM uint32_t INPTR;
- __IOM uint32_t OUTPTR;
- __IOM uint32_t SCRATCHPTR;
- __IOM uint32_t MAXPACKETSIZE;
- __IOM uint32_t RATEOVERRIDE;
- } NRF_CCM_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __IM uint32_t RESERVED[63];
- __IOM uint32_t EVENTS_TIMEOUT;
- __IM uint32_t RESERVED1[128];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED2[61];
- __IM uint32_t RUNSTATUS;
- __IM uint32_t REQSTATUS;
- __IM uint32_t RESERVED3[63];
- __IOM uint32_t CRV;
- __IOM uint32_t RREN;
- __IOM uint32_t CONFIG;
- __IM uint32_t RESERVED4[60];
- __OM uint32_t RR[8];
- } NRF_WDT_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_READCLRACC;
- __OM uint32_t TASKS_RDCLRACC;
- __OM uint32_t TASKS_RDCLRDBL;
- __IM uint32_t RESERVED[59];
- __IOM uint32_t EVENTS_SAMPLERDY;
- __IOM uint32_t EVENTS_REPORTRDY;
- __IOM uint32_t EVENTS_ACCOF;
- __IOM uint32_t EVENTS_DBLRDY;
- __IOM uint32_t EVENTS_STOPPED;
- __IM uint32_t RESERVED1[59];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[64];
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[125];
- __IOM uint32_t ENABLE;
- __IOM uint32_t LEDPOL;
- __IOM uint32_t SAMPLEPER;
- __IM int32_t SAMPLE;
- __IOM uint32_t REPORTPER;
- __IM int32_t ACC;
- __IM int32_t ACCREAD;
- __IOM QDEC_PSEL_Type PSEL;
- __IOM uint32_t DBFEN;
- __IM uint32_t RESERVED4[5];
- __IOM uint32_t LEDPRE;
- __IM uint32_t ACCDBL;
- __IM uint32_t ACCDBLREAD;
- } NRF_QDEC_Type;
- typedef struct {
- __OM uint32_t TASKS_START;
- __OM uint32_t TASKS_STOP;
- __OM uint32_t TASKS_SAMPLE;
- __IM uint32_t RESERVED[61];
- __IOM uint32_t EVENTS_READY;
- __IOM uint32_t EVENTS_DOWN;
- __IOM uint32_t EVENTS_UP;
- __IOM uint32_t EVENTS_CROSS;
- __IM uint32_t RESERVED1[60];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED2[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED3[61];
- __IM uint32_t RESULT;
- __IM uint32_t RESERVED4[63];
- __IOM uint32_t ENABLE;
- __IOM uint32_t PSEL;
- __IOM uint32_t REFSEL;
- __IOM uint32_t EXTREFSEL;
- __IM uint32_t RESERVED5[8];
- __IOM uint32_t TH;
- __IOM uint32_t MODE;
- __IOM uint32_t HYST;
- } NRF_COMP_Type;
- typedef struct {
- __OM uint32_t TASKS_TRIGGER[16];
- __IM uint32_t RESERVED[48];
- __IOM uint32_t EVENTS_TRIGGERED[16];
- __IM uint32_t RESERVED1[112];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- } NRF_EGU_Type;
- typedef struct {
- __IM uint32_t UNUSED;
- } NRF_SWI_Type;
- typedef struct {
- __IM uint32_t RESERVED[512];
- __IOM ACL_ACL_Type ACL[8];
- } NRF_ACL_Type;
- typedef struct {
- __IM uint32_t RESERVED[256];
- __IM uint32_t READY;
- __IM uint32_t RESERVED1;
- __IM uint32_t READYNEXT;
- __IM uint32_t RESERVED2[62];
- __IOM uint32_t CONFIG;
-
- union {
- __OM uint32_t ERASEPAGE;
- __OM uint32_t ERASEPCR1;
- };
- __OM uint32_t ERASEALL;
- __OM uint32_t ERASEPCR0;
- __OM uint32_t ERASEUICR;
- __OM uint32_t ERASEPAGEPARTIAL;
- __IOM uint32_t ERASEPAGEPARTIALCFG;
- } NRF_NVMC_Type;
- typedef struct {
- __OM PPI_TASKS_CHG_Type TASKS_CHG[6];
- __IM uint32_t RESERVED[308];
- __IOM uint32_t CHEN;
- __IOM uint32_t CHENSET;
- __IOM uint32_t CHENCLR;
- __IM uint32_t RESERVED1;
- __IOM PPI_CH_Type CH[20];
- __IM uint32_t RESERVED2[148];
- __IOM uint32_t CHG[6];
- __IM uint32_t RESERVED3[62];
- __IOM PPI_FORK_Type FORK[32];
- } NRF_PPI_Type;
- typedef struct {
- __IM uint32_t RESERVED;
- __OM uint32_t TASKS_STARTEPIN[8];
- __OM uint32_t TASKS_STARTISOIN;
- __OM uint32_t TASKS_STARTEPOUT[8];
- __OM uint32_t TASKS_STARTISOOUT;
- __OM uint32_t TASKS_EP0RCVOUT;
- __OM uint32_t TASKS_EP0STATUS;
- __OM uint32_t TASKS_EP0STALL;
- __OM uint32_t TASKS_DPDMDRIVE;
- __OM uint32_t TASKS_DPDMNODRIVE;
- __IM uint32_t RESERVED1[40];
- __IOM uint32_t EVENTS_USBRESET;
- __IOM uint32_t EVENTS_STARTED;
- __IOM uint32_t EVENTS_ENDEPIN[8];
- __IOM uint32_t EVENTS_EP0DATADONE;
- __IOM uint32_t EVENTS_ENDISOIN;
- __IOM uint32_t EVENTS_ENDEPOUT[8];
- __IOM uint32_t EVENTS_ENDISOOUT;
- __IOM uint32_t EVENTS_SOF;
- __IOM uint32_t EVENTS_USBEVENT;
- __IOM uint32_t EVENTS_EP0SETUP;
- __IOM uint32_t EVENTS_EPDATA;
- __IM uint32_t RESERVED2[39];
- __IOM uint32_t SHORTS;
- __IM uint32_t RESERVED3[63];
- __IOM uint32_t INTEN;
- __IOM uint32_t INTENSET;
- __IOM uint32_t INTENCLR;
- __IM uint32_t RESERVED4[61];
- __IOM uint32_t EVENTCAUSE;
- __IM uint32_t RESERVED5[7];
- __IOM USBD_HALTED_Type HALTED;
- __IM uint32_t RESERVED6;
- __IOM uint32_t EPSTATUS;
- __IOM uint32_t EPDATASTATUS;
- __IM uint32_t USBADDR;
- __IM uint32_t RESERVED7[3];
- __IM uint32_t BMREQUESTTYPE;
- __IM uint32_t BREQUEST;
- __IM uint32_t WVALUEL;
- __IM uint32_t WVALUEH;
- __IM uint32_t WINDEXL;
- __IM uint32_t WINDEXH;
- __IM uint32_t WLENGTHL;
- __IM uint32_t WLENGTHH;
- __IOM USBD_SIZE_Type SIZE;
- __IM uint32_t RESERVED8[15];
- __IOM uint32_t ENABLE;
- __IOM uint32_t USBPULLUP;
- __IOM uint32_t DPDMVALUE;
- __IOM uint32_t DTOGGLE;
- __IOM uint32_t EPINEN;
- __IOM uint32_t EPOUTEN;
- __OM uint32_t EPSTALL;
- __IOM uint32_t ISOSPLIT;
- __IM uint32_t FRAMECNTR;
- __IM uint32_t RESERVED9[2];
- __IOM uint32_t LOWPOWER;
- __IOM uint32_t ISOINCONFIG;
- __IM uint32_t RESERVED10[51];
- __IOM USBD_EPIN_Type EPIN[8];
- __IOM USBD_ISOIN_Type ISOIN;
- __IM uint32_t RESERVED11[21];
- __IOM USBD_EPOUT_Type EPOUT[8];
- __IOM USBD_ISOOUT_Type ISOOUT;
- } NRF_USBD_Type;
-
- #define NRF_FICR_BASE 0x10000000UL
- #define NRF_UICR_BASE 0x10001000UL
- #define NRF_CLOCK_BASE 0x40000000UL
- #define NRF_POWER_BASE 0x40000000UL
- #define NRF_P0_BASE 0x50000000UL
- #define NRF_RADIO_BASE 0x40001000UL
- #define NRF_UART0_BASE 0x40002000UL
- #define NRF_UARTE0_BASE 0x40002000UL
- #define NRF_SPI0_BASE 0x40003000UL
- #define NRF_SPIM0_BASE 0x40003000UL
- #define NRF_SPIS0_BASE 0x40003000UL
- #define NRF_TWI0_BASE 0x40003000UL
- #define NRF_TWIM0_BASE 0x40003000UL
- #define NRF_TWIS0_BASE 0x40003000UL
- #define NRF_SPI1_BASE 0x40004000UL
- #define NRF_SPIM1_BASE 0x40004000UL
- #define NRF_SPIS1_BASE 0x40004000UL
- #define NRF_TWI1_BASE 0x40004000UL
- #define NRF_TWIM1_BASE 0x40004000UL
- #define NRF_TWIS1_BASE 0x40004000UL
- #define NRF_GPIOTE_BASE 0x40006000UL
- #define NRF_TIMER0_BASE 0x40008000UL
- #define NRF_TIMER1_BASE 0x40009000UL
- #define NRF_TIMER2_BASE 0x4000A000UL
- #define NRF_RTC0_BASE 0x4000B000UL
- #define NRF_TEMP_BASE 0x4000C000UL
- #define NRF_RNG_BASE 0x4000D000UL
- #define NRF_ECB_BASE 0x4000E000UL
- #define NRF_AAR_BASE 0x4000F000UL
- #define NRF_CCM_BASE 0x4000F000UL
- #define NRF_WDT_BASE 0x40010000UL
- #define NRF_RTC1_BASE 0x40011000UL
- #define NRF_QDEC_BASE 0x40012000UL
- #define NRF_COMP_BASE 0x40013000UL
- #define NRF_EGU0_BASE 0x40014000UL
- #define NRF_SWI0_BASE 0x40014000UL
- #define NRF_EGU1_BASE 0x40015000UL
- #define NRF_SWI1_BASE 0x40015000UL
- #define NRF_EGU2_BASE 0x40016000UL
- #define NRF_SWI2_BASE 0x40016000UL
- #define NRF_EGU3_BASE 0x40017000UL
- #define NRF_SWI3_BASE 0x40017000UL
- #define NRF_EGU4_BASE 0x40018000UL
- #define NRF_SWI4_BASE 0x40018000UL
- #define NRF_EGU5_BASE 0x40019000UL
- #define NRF_SWI5_BASE 0x40019000UL
- #define NRF_TIMER3_BASE 0x4001A000UL
- #define NRF_ACL_BASE 0x4001E000UL
- #define NRF_NVMC_BASE 0x4001E000UL
- #define NRF_PPI_BASE 0x4001F000UL
- #define NRF_USBD_BASE 0x40027000UL
-
- #define NRF_FICR ((NRF_FICR_Type*) NRF_FICR_BASE)
- #define NRF_UICR ((NRF_UICR_Type*) NRF_UICR_BASE)
- #define NRF_CLOCK ((NRF_CLOCK_Type*) NRF_CLOCK_BASE)
- #define NRF_POWER ((NRF_POWER_Type*) NRF_POWER_BASE)
- #define NRF_P0 ((NRF_GPIO_Type*) NRF_P0_BASE)
- #define NRF_RADIO ((NRF_RADIO_Type*) NRF_RADIO_BASE)
- #define NRF_UART0 ((NRF_UART_Type*) NRF_UART0_BASE)
- #define NRF_UARTE0 ((NRF_UARTE_Type*) NRF_UARTE0_BASE)
- #define NRF_SPI0 ((NRF_SPI_Type*) NRF_SPI0_BASE)
- #define NRF_SPIM0 ((NRF_SPIM_Type*) NRF_SPIM0_BASE)
- #define NRF_SPIS0 ((NRF_SPIS_Type*) NRF_SPIS0_BASE)
- #define NRF_TWI0 ((NRF_TWI_Type*) NRF_TWI0_BASE)
- #define NRF_TWIM0 ((NRF_TWIM_Type*) NRF_TWIM0_BASE)
- #define NRF_TWIS0 ((NRF_TWIS_Type*) NRF_TWIS0_BASE)
- #define NRF_SPI1 ((NRF_SPI_Type*) NRF_SPI1_BASE)
- #define NRF_SPIM1 ((NRF_SPIM_Type*) NRF_SPIM1_BASE)
- #define NRF_SPIS1 ((NRF_SPIS_Type*) NRF_SPIS1_BASE)
- #define NRF_TWI1 ((NRF_TWI_Type*) NRF_TWI1_BASE)
- #define NRF_TWIM1 ((NRF_TWIM_Type*) NRF_TWIM1_BASE)
- #define NRF_TWIS1 ((NRF_TWIS_Type*) NRF_TWIS1_BASE)
- #define NRF_GPIOTE ((NRF_GPIOTE_Type*) NRF_GPIOTE_BASE)
- #define NRF_TIMER0 ((NRF_TIMER_Type*) NRF_TIMER0_BASE)
- #define NRF_TIMER1 ((NRF_TIMER_Type*) NRF_TIMER1_BASE)
- #define NRF_TIMER2 ((NRF_TIMER_Type*) NRF_TIMER2_BASE)
- #define NRF_RTC0 ((NRF_RTC_Type*) NRF_RTC0_BASE)
- #define NRF_TEMP ((NRF_TEMP_Type*) NRF_TEMP_BASE)
- #define NRF_RNG ((NRF_RNG_Type*) NRF_RNG_BASE)
- #define NRF_ECB ((NRF_ECB_Type*) NRF_ECB_BASE)
- #define NRF_AAR ((NRF_AAR_Type*) NRF_AAR_BASE)
- #define NRF_CCM ((NRF_CCM_Type*) NRF_CCM_BASE)
- #define NRF_WDT ((NRF_WDT_Type*) NRF_WDT_BASE)
- #define NRF_RTC1 ((NRF_RTC_Type*) NRF_RTC1_BASE)
- #define NRF_QDEC ((NRF_QDEC_Type*) NRF_QDEC_BASE)
- #define NRF_COMP ((NRF_COMP_Type*) NRF_COMP_BASE)
- #define NRF_EGU0 ((NRF_EGU_Type*) NRF_EGU0_BASE)
- #define NRF_SWI0 ((NRF_SWI_Type*) NRF_SWI0_BASE)
- #define NRF_EGU1 ((NRF_EGU_Type*) NRF_EGU1_BASE)
- #define NRF_SWI1 ((NRF_SWI_Type*) NRF_SWI1_BASE)
- #define NRF_EGU2 ((NRF_EGU_Type*) NRF_EGU2_BASE)
- #define NRF_SWI2 ((NRF_SWI_Type*) NRF_SWI2_BASE)
- #define NRF_EGU3 ((NRF_EGU_Type*) NRF_EGU3_BASE)
- #define NRF_SWI3 ((NRF_SWI_Type*) NRF_SWI3_BASE)
- #define NRF_EGU4 ((NRF_EGU_Type*) NRF_EGU4_BASE)
- #define NRF_SWI4 ((NRF_SWI_Type*) NRF_SWI4_BASE)
- #define NRF_EGU5 ((NRF_EGU_Type*) NRF_EGU5_BASE)
- #define NRF_SWI5 ((NRF_SWI_Type*) NRF_SWI5_BASE)
- #define NRF_TIMER3 ((NRF_TIMER_Type*) NRF_TIMER3_BASE)
- #define NRF_ACL ((NRF_ACL_Type*) NRF_ACL_BASE)
- #define NRF_NVMC ((NRF_NVMC_Type*) NRF_NVMC_BASE)
- #define NRF_PPI ((NRF_PPI_Type*) NRF_PPI_BASE)
- #define NRF_USBD ((NRF_USBD_Type*) NRF_USBD_BASE)
-
- #if defined (__CC_ARM)
- #pragma pop
- #elif defined (__ICCARM__)
-
- #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
- #pragma clang diagnostic pop
- #elif defined (__GNUC__)
-
- #elif defined (__TMS470__)
-
- #elif defined (__TASKING__)
- #pragma warning restore
- #elif defined (__CSMC__)
-
- #endif
- #ifdef __cplusplus
- }
- #endif
- #endif
-
-
|