123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137 |
- #ifndef NRFX_IRQS_NRF51_H__
- #define NRFX_IRQS_NRF51_H__
- #ifdef __cplusplus
- extern "C" {
- #endif
- #define nrfx_power_clock_irq_handler POWER_CLOCK_IRQHandler
- #define nrfx_uart_0_irq_handler UART0_IRQHandler
- #if NRFX_CHECK(NRFX_PRS_ENABLED) && NRFX_CHECK(NRFX_PRS_BOX_0_ENABLED)
- #define nrfx_prs_box_0_irq_handler SPI0_TWI0_IRQHandler
- #else
- #define nrfx_spi_0_irq_handler SPI0_TWI0_IRQHandler
- #define nrfx_twi_0_irq_handler SPI0_TWI0_IRQHandler
- #endif
- #if NRFX_CHECK(NRFX_PRS_ENABLED) && NRFX_CHECK(NRFX_PRS_BOX_1_ENABLED)
- #define nrfx_prs_box_1_irq_handler SPI1_TWI1_IRQHandler
- #else
- #define nrfx_spi_1_irq_handler SPI1_TWI1_IRQHandler
- #define nrfx_spis_1_irq_handler SPI1_TWI1_IRQHandler
- #define nrfx_twi_1_irq_handler SPI1_TWI1_IRQHandler
- #endif
- #define nrfx_gpiote_irq_handler GPIOTE_IRQHandler
- #define nrfx_adc_irq_handler ADC_IRQHandler
- #define nrfx_timer_0_irq_handler TIMER0_IRQHandler
- #define nrfx_timer_1_irq_handler TIMER1_IRQHandler
- #define nrfx_timer_2_irq_handler TIMER2_IRQHandler
- #define nrfx_rtc_0_irq_handler RTC0_IRQHandler
- #define nrfx_temp_irq_handler TEMP_IRQHandler
- #define nrfx_rng_irq_handler RNG_IRQHandler
- #define nrfx_wdt_irq_handler WDT_IRQHandler
- #define nrfx_rtc_1_irq_handler RTC1_IRQHandler
- #define nrfx_qdec_irq_handler QDEC_IRQHandler
- #define nrfx_lpcomp_irq_handler LPCOMP_IRQHandler
- #define nrfx_swi_0_irq_handler SWI0_IRQHandler
- #define nrfx_swi_1_irq_handler SWI1_IRQHandler
- #define nrfx_swi_2_irq_handler SWI2_IRQHandler
- #define nrfx_swi_3_irq_handler SWI3_IRQHandler
- #define nrfx_swi_4_irq_handler SWI4_IRQHandler
- #define nrfx_swi_5_irq_handler SWI5_IRQHandler
- #ifdef __cplusplus
- }
- #endif
- #endif
|