123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209102101021110212102131021410215102161021710218102191022010221102221022310224102251022610227102281022910230102311023210233102341023510236102371023810239102401024110242102431024410245102461024710248102491025010251102521025310254102551025610257102581025910260102611026210263102641026510266102671026810269102701027110272102731027410275102761027710278102791028010281102821028310284102851028610287102881028910290102911029210293102941029510296102971029810299103001030110302103031030410305103061030710308103091031010311103121031310314103151031610317103181031910320103211032210323103241032510326103271032810329103301033110332103331033410335103361033710338103391034010341103421034310344103451034610347103481034910350103511035210353103541035510356103571035810359103601036110362103631036410365103661036710368103691037010371103721037310374103751037610377103781037910380103811038210383103841038510386103871038810389103901039110392103931039410395103961039710398103991040010401104021040310404104051040610407104081040910410104111041210413104141041510416104171041810419104201042110422104231042410425104261042710428104291043010431104321043310434104351043610437104381043910440104411044210443104441044510446104471044810449104501045110452104531045410455104561045710458104591046010461104621046310464104651046610467104681046910470104711047210473104741047510476104771047810479104801048110482104831048410485104861048710488104891049010491104921049310494104951049610497104981049910500105011050210503105041050510506105071050810509105101051110512105131051410515105161051710518105191052010521105221052310524105251052610527105281052910530105311053210533105341053510536105371053810539105401054110542105431054410545105461054710548105491055010551105521055310554105551055610557105581055910560105611056210563105641056510566105671056810569105701057110572105731057410575105761057710578105791058010581105821058310584105851058610587105881058910590105911059210593105941059510596105971059810599106001060110602106031060410605106061060710608106091061010611106121061310614106151061610617106181061910620106211062210623106241062510626106271062810629106301063110632106331063410635106361063710638106391064010641106421064310644106451064610647106481064910650106511065210653106541065510656106571065810659106601066110662106631066410665106661066710668106691067010671106721067310674106751067610677106781067910680106811068210683106841068510686106871068810689106901069110692106931069410695106961069710698106991070010701107021070310704107051070610707107081070910710107111071210713107141071510716107171071810719107201072110722107231072410725107261072710728107291073010731107321073310734107351073610737107381073910740107411074210743107441074510746107471074810749107501075110752107531075410755107561075710758107591076010761107621076310764107651076610767107681076910770107711077210773107741077510776107771077810779107801078110782107831078410785107861078710788107891079010791107921079310794107951079610797107981079910800108011080210803108041080510806108071080810809108101081110812108131081410815108161081710818108191082010821108221082310824108251082610827108281082910830108311083210833108341083510836108371083810839108401084110842108431084410845108461084710848108491085010851108521085310854108551085610857108581085910860108611086210863108641086510866108671086810869108701087110872108731087410875108761087710878108791088010881108821088310884108851088610887108881088910890108911089210893108941089510896108971089810899109001090110902109031090410905109061090710908109091091010911109121091310914109151091610917109181091910920109211092210923109241092510926109271092810929109301093110932109331093410935109361093710938109391094010941109421094310944109451094610947109481094910950109511095210953109541095510956109571095810959109601096110962109631096410965109661096710968109691097010971109721097310974109751097610977109781097910980109811098210983109841098510986109871098810989109901099110992109931099410995109961099710998109991100011001110021100311004110051100611007110081100911010110111101211013110141101511016110171101811019110201102111022110231102411025110261102711028110291103011031110321103311034110351103611037110381103911040110411104211043110441104511046110471104811049110501105111052110531105411055110561105711058110591106011061110621106311064110651106611067110681106911070110711107211073110741107511076110771107811079110801108111082110831108411085110861108711088110891109011091110921109311094110951109611097110981109911100111011110211103111041110511106111071110811109111101111111112111131111411115111161111711118111191112011121111221112311124111251112611127111281112911130111311113211133111341113511136111371113811139111401114111142111431114411145111461114711148111491115011151111521115311154111551115611157111581115911160111611116211163111641116511166111671116811169111701117111172111731117411175111761117711178111791118011181111821118311184111851118611187111881118911190111911119211193111941119511196111971119811199112001120111202112031120411205112061120711208112091121011211112121121311214112151121611217112181121911220112211122211223112241122511226112271122811229112301123111232112331123411235112361123711238112391124011241112421124311244112451124611247112481124911250112511125211253112541125511256112571125811259112601126111262112631126411265112661126711268112691127011271112721127311274112751127611277112781127911280112811128211283112841128511286112871128811289112901129111292112931129411295112961129711298112991130011301113021130311304113051130611307113081130911310113111131211313113141131511316113171131811319113201132111322113231132411325113261132711328113291133011331113321133311334113351133611337113381133911340113411134211343113441134511346113471134811349113501135111352113531135411355113561135711358113591136011361113621136311364113651136611367113681136911370113711137211373113741137511376113771137811379113801138111382113831138411385113861138711388113891139011391113921139311394113951139611397113981139911400114011140211403114041140511406114071140811409114101141111412114131141411415114161141711418114191142011421114221142311424114251142611427114281142911430114311143211433114341143511436114371143811439114401144111442114431144411445114461144711448114491145011451114521145311454114551145611457114581145911460114611146211463114641146511466114671146811469114701147111472114731147411475114761147711478114791148011481114821148311484114851148611487114881148911490114911149211493114941149511496114971149811499115001150111502115031150411505115061150711508115091151011511115121151311514115151151611517115181151911520115211152211523115241152511526115271152811529115301153111532115331153411535115361153711538115391154011541115421154311544115451154611547115481154911550115511155211553115541155511556115571155811559115601156111562115631156411565115661156711568115691157011571115721157311574115751157611577115781157911580115811158211583115841158511586115871158811589115901159111592115931159411595115961159711598115991160011601116021160311604116051160611607116081160911610116111161211613116141161511616116171161811619116201162111622116231162411625116261162711628116291163011631116321163311634116351163611637116381163911640116411164211643116441164511646116471164811649116501165111652116531165411655116561165711658116591166011661116621166311664116651166611667116681166911670116711167211673116741167511676116771167811679116801168111682116831168411685116861168711688116891169011691116921169311694116951169611697116981169911700117011170211703117041170511706117071170811709117101171111712117131171411715117161171711718117191172011721117221172311724117251172611727117281172911730117311173211733117341173511736117371173811739117401174111742117431174411745117461174711748117491175011751117521175311754117551175611757117581175911760117611176211763117641176511766117671176811769117701177111772117731177411775117761177711778117791178011781117821178311784117851178611787117881178911790117911179211793117941179511796117971179811799118001180111802118031180411805118061180711808118091181011811118121181311814118151181611817118181181911820118211182211823118241182511826118271182811829118301183111832118331183411835118361183711838118391184011841118421184311844118451184611847118481184911850118511185211853118541185511856118571185811859118601186111862118631186411865118661186711868118691187011871118721187311874118751187611877118781187911880118811188211883118841188511886118871188811889118901189111892118931189411895118961189711898118991190011901119021190311904119051190611907119081190911910119111191211913119141191511916119171191811919119201192111922119231192411925119261192711928119291193011931119321193311934119351193611937119381193911940119411194211943119441194511946119471194811949119501195111952119531195411955119561195711958119591196011961119621196311964119651196611967119681196911970119711197211973119741197511976119771197811979119801198111982119831198411985119861198711988119891199011991119921199311994119951199611997119981199912000120011200212003120041200512006120071200812009120101201112012120131201412015120161201712018120191202012021120221202312024120251202612027120281202912030120311203212033120341203512036120371203812039120401204112042120431204412045120461204712048120491205012051120521205312054120551205612057120581205912060120611206212063120641206512066120671206812069120701207112072120731207412075120761207712078120791208012081120821208312084120851208612087120881208912090120911209212093120941209512096120971209812099121001210112102121031210412105121061210712108121091211012111121121211312114121151211612117121181211912120121211212212123121241212512126121271212812129121301213112132121331213412135121361213712138121391214012141121421214312144121451214612147121481214912150121511215212153121541215512156121571215812159121601216112162121631216412165121661216712168121691217012171121721217312174121751217612177121781217912180121811218212183121841218512186121871218812189121901219112192121931219412195121961219712198121991220012201122021220312204122051220612207122081220912210122111221212213122141221512216122171221812219122201222112222122231222412225122261222712228122291223012231122321223312234122351223612237122381223912240122411224212243122441224512246122471224812249122501225112252122531225412255122561225712258122591226012261122621226312264122651226612267122681226912270122711227212273122741227512276122771227812279122801228112282122831228412285122861228712288122891229012291122921229312294122951229612297122981229912300123011230212303123041230512306123071230812309123101231112312123131231412315123161231712318123191232012321123221232312324123251232612327123281232912330123311233212333123341233512336123371233812339123401234112342123431234412345123461234712348123491235012351123521235312354123551235612357123581235912360123611236212363123641236512366123671236812369123701237112372123731237412375123761237712378123791238012381123821238312384123851238612387123881238912390123911239212393123941239512396123971239812399124001240112402124031240412405124061240712408124091241012411124121241312414124151241612417124181241912420124211242212423124241242512426124271242812429124301243112432124331243412435124361243712438124391244012441124421244312444124451244612447124481244912450124511245212453124541245512456124571245812459124601246112462124631246412465124661246712468124691247012471124721247312474124751247612477124781247912480124811248212483124841248512486124871248812489124901249112492124931249412495124961249712498124991250012501125021250312504125051250612507125081250912510125111251212513125141251512516125171251812519125201252112522125231252412525125261252712528125291253012531125321253312534125351253612537125381253912540125411254212543125441254512546125471254812549125501255112552125531255412555125561255712558125591256012561125621256312564125651256612567125681256912570125711257212573125741257512576125771257812579125801258112582125831258412585125861258712588125891259012591125921259312594125951259612597125981259912600126011260212603126041260512606126071260812609126101261112612126131261412615126161261712618126191262012621126221262312624126251262612627126281262912630126311263212633126341263512636126371263812639126401264112642126431264412645126461264712648126491265012651126521265312654126551265612657126581265912660126611266212663 |
- #ifndef __NRF52_BITS_H
- #define __NRF52_BITS_H
- #define AAR_INTENSET_NOTRESOLVED_Pos (2UL)
- #define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos)
- #define AAR_INTENSET_NOTRESOLVED_Disabled (0UL)
- #define AAR_INTENSET_NOTRESOLVED_Enabled (1UL)
- #define AAR_INTENSET_NOTRESOLVED_Set (1UL)
- #define AAR_INTENSET_RESOLVED_Pos (1UL)
- #define AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos)
- #define AAR_INTENSET_RESOLVED_Disabled (0UL)
- #define AAR_INTENSET_RESOLVED_Enabled (1UL)
- #define AAR_INTENSET_RESOLVED_Set (1UL)
- #define AAR_INTENSET_END_Pos (0UL)
- #define AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos)
- #define AAR_INTENSET_END_Disabled (0UL)
- #define AAR_INTENSET_END_Enabled (1UL)
- #define AAR_INTENSET_END_Set (1UL)
- #define AAR_INTENCLR_NOTRESOLVED_Pos (2UL)
- #define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos)
- #define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL)
- #define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL)
- #define AAR_INTENCLR_NOTRESOLVED_Clear (1UL)
- #define AAR_INTENCLR_RESOLVED_Pos (1UL)
- #define AAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos)
- #define AAR_INTENCLR_RESOLVED_Disabled (0UL)
- #define AAR_INTENCLR_RESOLVED_Enabled (1UL)
- #define AAR_INTENCLR_RESOLVED_Clear (1UL)
- #define AAR_INTENCLR_END_Pos (0UL)
- #define AAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos)
- #define AAR_INTENCLR_END_Disabled (0UL)
- #define AAR_INTENCLR_END_Enabled (1UL)
- #define AAR_INTENCLR_END_Clear (1UL)
- #define AAR_STATUS_STATUS_Pos (0UL)
- #define AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos)
- #define AAR_ENABLE_ENABLE_Pos (0UL)
- #define AAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos)
- #define AAR_ENABLE_ENABLE_Disabled (0UL)
- #define AAR_ENABLE_ENABLE_Enabled (3UL)
- #define AAR_NIRK_NIRK_Pos (0UL)
- #define AAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos)
- #define AAR_IRKPTR_IRKPTR_Pos (0UL)
- #define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos)
- #define AAR_ADDRPTR_ADDRPTR_Pos (0UL)
- #define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos)
- #define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
- #define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos)
- #define BPROT_CONFIG0_REGION31_Pos (31UL)
- #define BPROT_CONFIG0_REGION31_Msk (0x1UL << BPROT_CONFIG0_REGION31_Pos)
- #define BPROT_CONFIG0_REGION31_Disabled (0UL)
- #define BPROT_CONFIG0_REGION31_Enabled (1UL)
- #define BPROT_CONFIG0_REGION30_Pos (30UL)
- #define BPROT_CONFIG0_REGION30_Msk (0x1UL << BPROT_CONFIG0_REGION30_Pos)
- #define BPROT_CONFIG0_REGION30_Disabled (0UL)
- #define BPROT_CONFIG0_REGION30_Enabled (1UL)
- #define BPROT_CONFIG0_REGION29_Pos (29UL)
- #define BPROT_CONFIG0_REGION29_Msk (0x1UL << BPROT_CONFIG0_REGION29_Pos)
- #define BPROT_CONFIG0_REGION29_Disabled (0UL)
- #define BPROT_CONFIG0_REGION29_Enabled (1UL)
- #define BPROT_CONFIG0_REGION28_Pos (28UL)
- #define BPROT_CONFIG0_REGION28_Msk (0x1UL << BPROT_CONFIG0_REGION28_Pos)
- #define BPROT_CONFIG0_REGION28_Disabled (0UL)
- #define BPROT_CONFIG0_REGION28_Enabled (1UL)
- #define BPROT_CONFIG0_REGION27_Pos (27UL)
- #define BPROT_CONFIG0_REGION27_Msk (0x1UL << BPROT_CONFIG0_REGION27_Pos)
- #define BPROT_CONFIG0_REGION27_Disabled (0UL)
- #define BPROT_CONFIG0_REGION27_Enabled (1UL)
- #define BPROT_CONFIG0_REGION26_Pos (26UL)
- #define BPROT_CONFIG0_REGION26_Msk (0x1UL << BPROT_CONFIG0_REGION26_Pos)
- #define BPROT_CONFIG0_REGION26_Disabled (0UL)
- #define BPROT_CONFIG0_REGION26_Enabled (1UL)
- #define BPROT_CONFIG0_REGION25_Pos (25UL)
- #define BPROT_CONFIG0_REGION25_Msk (0x1UL << BPROT_CONFIG0_REGION25_Pos)
- #define BPROT_CONFIG0_REGION25_Disabled (0UL)
- #define BPROT_CONFIG0_REGION25_Enabled (1UL)
- #define BPROT_CONFIG0_REGION24_Pos (24UL)
- #define BPROT_CONFIG0_REGION24_Msk (0x1UL << BPROT_CONFIG0_REGION24_Pos)
- #define BPROT_CONFIG0_REGION24_Disabled (0UL)
- #define BPROT_CONFIG0_REGION24_Enabled (1UL)
- #define BPROT_CONFIG0_REGION23_Pos (23UL)
- #define BPROT_CONFIG0_REGION23_Msk (0x1UL << BPROT_CONFIG0_REGION23_Pos)
- #define BPROT_CONFIG0_REGION23_Disabled (0UL)
- #define BPROT_CONFIG0_REGION23_Enabled (1UL)
- #define BPROT_CONFIG0_REGION22_Pos (22UL)
- #define BPROT_CONFIG0_REGION22_Msk (0x1UL << BPROT_CONFIG0_REGION22_Pos)
- #define BPROT_CONFIG0_REGION22_Disabled (0UL)
- #define BPROT_CONFIG0_REGION22_Enabled (1UL)
- #define BPROT_CONFIG0_REGION21_Pos (21UL)
- #define BPROT_CONFIG0_REGION21_Msk (0x1UL << BPROT_CONFIG0_REGION21_Pos)
- #define BPROT_CONFIG0_REGION21_Disabled (0UL)
- #define BPROT_CONFIG0_REGION21_Enabled (1UL)
- #define BPROT_CONFIG0_REGION20_Pos (20UL)
- #define BPROT_CONFIG0_REGION20_Msk (0x1UL << BPROT_CONFIG0_REGION20_Pos)
- #define BPROT_CONFIG0_REGION20_Disabled (0UL)
- #define BPROT_CONFIG0_REGION20_Enabled (1UL)
- #define BPROT_CONFIG0_REGION19_Pos (19UL)
- #define BPROT_CONFIG0_REGION19_Msk (0x1UL << BPROT_CONFIG0_REGION19_Pos)
- #define BPROT_CONFIG0_REGION19_Disabled (0UL)
- #define BPROT_CONFIG0_REGION19_Enabled (1UL)
- #define BPROT_CONFIG0_REGION18_Pos (18UL)
- #define BPROT_CONFIG0_REGION18_Msk (0x1UL << BPROT_CONFIG0_REGION18_Pos)
- #define BPROT_CONFIG0_REGION18_Disabled (0UL)
- #define BPROT_CONFIG0_REGION18_Enabled (1UL)
- #define BPROT_CONFIG0_REGION17_Pos (17UL)
- #define BPROT_CONFIG0_REGION17_Msk (0x1UL << BPROT_CONFIG0_REGION17_Pos)
- #define BPROT_CONFIG0_REGION17_Disabled (0UL)
- #define BPROT_CONFIG0_REGION17_Enabled (1UL)
- #define BPROT_CONFIG0_REGION16_Pos (16UL)
- #define BPROT_CONFIG0_REGION16_Msk (0x1UL << BPROT_CONFIG0_REGION16_Pos)
- #define BPROT_CONFIG0_REGION16_Disabled (0UL)
- #define BPROT_CONFIG0_REGION16_Enabled (1UL)
- #define BPROT_CONFIG0_REGION15_Pos (15UL)
- #define BPROT_CONFIG0_REGION15_Msk (0x1UL << BPROT_CONFIG0_REGION15_Pos)
- #define BPROT_CONFIG0_REGION15_Disabled (0UL)
- #define BPROT_CONFIG0_REGION15_Enabled (1UL)
- #define BPROT_CONFIG0_REGION14_Pos (14UL)
- #define BPROT_CONFIG0_REGION14_Msk (0x1UL << BPROT_CONFIG0_REGION14_Pos)
- #define BPROT_CONFIG0_REGION14_Disabled (0UL)
- #define BPROT_CONFIG0_REGION14_Enabled (1UL)
- #define BPROT_CONFIG0_REGION13_Pos (13UL)
- #define BPROT_CONFIG0_REGION13_Msk (0x1UL << BPROT_CONFIG0_REGION13_Pos)
- #define BPROT_CONFIG0_REGION13_Disabled (0UL)
- #define BPROT_CONFIG0_REGION13_Enabled (1UL)
- #define BPROT_CONFIG0_REGION12_Pos (12UL)
- #define BPROT_CONFIG0_REGION12_Msk (0x1UL << BPROT_CONFIG0_REGION12_Pos)
- #define BPROT_CONFIG0_REGION12_Disabled (0UL)
- #define BPROT_CONFIG0_REGION12_Enabled (1UL)
- #define BPROT_CONFIG0_REGION11_Pos (11UL)
- #define BPROT_CONFIG0_REGION11_Msk (0x1UL << BPROT_CONFIG0_REGION11_Pos)
- #define BPROT_CONFIG0_REGION11_Disabled (0UL)
- #define BPROT_CONFIG0_REGION11_Enabled (1UL)
- #define BPROT_CONFIG0_REGION10_Pos (10UL)
- #define BPROT_CONFIG0_REGION10_Msk (0x1UL << BPROT_CONFIG0_REGION10_Pos)
- #define BPROT_CONFIG0_REGION10_Disabled (0UL)
- #define BPROT_CONFIG0_REGION10_Enabled (1UL)
- #define BPROT_CONFIG0_REGION9_Pos (9UL)
- #define BPROT_CONFIG0_REGION9_Msk (0x1UL << BPROT_CONFIG0_REGION9_Pos)
- #define BPROT_CONFIG0_REGION9_Disabled (0UL)
- #define BPROT_CONFIG0_REGION9_Enabled (1UL)
- #define BPROT_CONFIG0_REGION8_Pos (8UL)
- #define BPROT_CONFIG0_REGION8_Msk (0x1UL << BPROT_CONFIG0_REGION8_Pos)
- #define BPROT_CONFIG0_REGION8_Disabled (0UL)
- #define BPROT_CONFIG0_REGION8_Enabled (1UL)
- #define BPROT_CONFIG0_REGION7_Pos (7UL)
- #define BPROT_CONFIG0_REGION7_Msk (0x1UL << BPROT_CONFIG0_REGION7_Pos)
- #define BPROT_CONFIG0_REGION7_Disabled (0UL)
- #define BPROT_CONFIG0_REGION7_Enabled (1UL)
- #define BPROT_CONFIG0_REGION6_Pos (6UL)
- #define BPROT_CONFIG0_REGION6_Msk (0x1UL << BPROT_CONFIG0_REGION6_Pos)
- #define BPROT_CONFIG0_REGION6_Disabled (0UL)
- #define BPROT_CONFIG0_REGION6_Enabled (1UL)
- #define BPROT_CONFIG0_REGION5_Pos (5UL)
- #define BPROT_CONFIG0_REGION5_Msk (0x1UL << BPROT_CONFIG0_REGION5_Pos)
- #define BPROT_CONFIG0_REGION5_Disabled (0UL)
- #define BPROT_CONFIG0_REGION5_Enabled (1UL)
- #define BPROT_CONFIG0_REGION4_Pos (4UL)
- #define BPROT_CONFIG0_REGION4_Msk (0x1UL << BPROT_CONFIG0_REGION4_Pos)
- #define BPROT_CONFIG0_REGION4_Disabled (0UL)
- #define BPROT_CONFIG0_REGION4_Enabled (1UL)
- #define BPROT_CONFIG0_REGION3_Pos (3UL)
- #define BPROT_CONFIG0_REGION3_Msk (0x1UL << BPROT_CONFIG0_REGION3_Pos)
- #define BPROT_CONFIG0_REGION3_Disabled (0UL)
- #define BPROT_CONFIG0_REGION3_Enabled (1UL)
- #define BPROT_CONFIG0_REGION2_Pos (2UL)
- #define BPROT_CONFIG0_REGION2_Msk (0x1UL << BPROT_CONFIG0_REGION2_Pos)
- #define BPROT_CONFIG0_REGION2_Disabled (0UL)
- #define BPROT_CONFIG0_REGION2_Enabled (1UL)
- #define BPROT_CONFIG0_REGION1_Pos (1UL)
- #define BPROT_CONFIG0_REGION1_Msk (0x1UL << BPROT_CONFIG0_REGION1_Pos)
- #define BPROT_CONFIG0_REGION1_Disabled (0UL)
- #define BPROT_CONFIG0_REGION1_Enabled (1UL)
- #define BPROT_CONFIG0_REGION0_Pos (0UL)
- #define BPROT_CONFIG0_REGION0_Msk (0x1UL << BPROT_CONFIG0_REGION0_Pos)
- #define BPROT_CONFIG0_REGION0_Disabled (0UL)
- #define BPROT_CONFIG0_REGION0_Enabled (1UL)
- #define BPROT_CONFIG1_REGION63_Pos (31UL)
- #define BPROT_CONFIG1_REGION63_Msk (0x1UL << BPROT_CONFIG1_REGION63_Pos)
- #define BPROT_CONFIG1_REGION63_Disabled (0UL)
- #define BPROT_CONFIG1_REGION63_Enabled (1UL)
- #define BPROT_CONFIG1_REGION62_Pos (30UL)
- #define BPROT_CONFIG1_REGION62_Msk (0x1UL << BPROT_CONFIG1_REGION62_Pos)
- #define BPROT_CONFIG1_REGION62_Disabled (0UL)
- #define BPROT_CONFIG1_REGION62_Enabled (1UL)
- #define BPROT_CONFIG1_REGION61_Pos (29UL)
- #define BPROT_CONFIG1_REGION61_Msk (0x1UL << BPROT_CONFIG1_REGION61_Pos)
- #define BPROT_CONFIG1_REGION61_Disabled (0UL)
- #define BPROT_CONFIG1_REGION61_Enabled (1UL)
- #define BPROT_CONFIG1_REGION60_Pos (28UL)
- #define BPROT_CONFIG1_REGION60_Msk (0x1UL << BPROT_CONFIG1_REGION60_Pos)
- #define BPROT_CONFIG1_REGION60_Disabled (0UL)
- #define BPROT_CONFIG1_REGION60_Enabled (1UL)
- #define BPROT_CONFIG1_REGION59_Pos (27UL)
- #define BPROT_CONFIG1_REGION59_Msk (0x1UL << BPROT_CONFIG1_REGION59_Pos)
- #define BPROT_CONFIG1_REGION59_Disabled (0UL)
- #define BPROT_CONFIG1_REGION59_Enabled (1UL)
- #define BPROT_CONFIG1_REGION58_Pos (26UL)
- #define BPROT_CONFIG1_REGION58_Msk (0x1UL << BPROT_CONFIG1_REGION58_Pos)
- #define BPROT_CONFIG1_REGION58_Disabled (0UL)
- #define BPROT_CONFIG1_REGION58_Enabled (1UL)
- #define BPROT_CONFIG1_REGION57_Pos (25UL)
- #define BPROT_CONFIG1_REGION57_Msk (0x1UL << BPROT_CONFIG1_REGION57_Pos)
- #define BPROT_CONFIG1_REGION57_Disabled (0UL)
- #define BPROT_CONFIG1_REGION57_Enabled (1UL)
- #define BPROT_CONFIG1_REGION56_Pos (24UL)
- #define BPROT_CONFIG1_REGION56_Msk (0x1UL << BPROT_CONFIG1_REGION56_Pos)
- #define BPROT_CONFIG1_REGION56_Disabled (0UL)
- #define BPROT_CONFIG1_REGION56_Enabled (1UL)
- #define BPROT_CONFIG1_REGION55_Pos (23UL)
- #define BPROT_CONFIG1_REGION55_Msk (0x1UL << BPROT_CONFIG1_REGION55_Pos)
- #define BPROT_CONFIG1_REGION55_Disabled (0UL)
- #define BPROT_CONFIG1_REGION55_Enabled (1UL)
- #define BPROT_CONFIG1_REGION54_Pos (22UL)
- #define BPROT_CONFIG1_REGION54_Msk (0x1UL << BPROT_CONFIG1_REGION54_Pos)
- #define BPROT_CONFIG1_REGION54_Disabled (0UL)
- #define BPROT_CONFIG1_REGION54_Enabled (1UL)
- #define BPROT_CONFIG1_REGION53_Pos (21UL)
- #define BPROT_CONFIG1_REGION53_Msk (0x1UL << BPROT_CONFIG1_REGION53_Pos)
- #define BPROT_CONFIG1_REGION53_Disabled (0UL)
- #define BPROT_CONFIG1_REGION53_Enabled (1UL)
- #define BPROT_CONFIG1_REGION52_Pos (20UL)
- #define BPROT_CONFIG1_REGION52_Msk (0x1UL << BPROT_CONFIG1_REGION52_Pos)
- #define BPROT_CONFIG1_REGION52_Disabled (0UL)
- #define BPROT_CONFIG1_REGION52_Enabled (1UL)
- #define BPROT_CONFIG1_REGION51_Pos (19UL)
- #define BPROT_CONFIG1_REGION51_Msk (0x1UL << BPROT_CONFIG1_REGION51_Pos)
- #define BPROT_CONFIG1_REGION51_Disabled (0UL)
- #define BPROT_CONFIG1_REGION51_Enabled (1UL)
- #define BPROT_CONFIG1_REGION50_Pos (18UL)
- #define BPROT_CONFIG1_REGION50_Msk (0x1UL << BPROT_CONFIG1_REGION50_Pos)
- #define BPROT_CONFIG1_REGION50_Disabled (0UL)
- #define BPROT_CONFIG1_REGION50_Enabled (1UL)
- #define BPROT_CONFIG1_REGION49_Pos (17UL)
- #define BPROT_CONFIG1_REGION49_Msk (0x1UL << BPROT_CONFIG1_REGION49_Pos)
- #define BPROT_CONFIG1_REGION49_Disabled (0UL)
- #define BPROT_CONFIG1_REGION49_Enabled (1UL)
- #define BPROT_CONFIG1_REGION48_Pos (16UL)
- #define BPROT_CONFIG1_REGION48_Msk (0x1UL << BPROT_CONFIG1_REGION48_Pos)
- #define BPROT_CONFIG1_REGION48_Disabled (0UL)
- #define BPROT_CONFIG1_REGION48_Enabled (1UL)
- #define BPROT_CONFIG1_REGION47_Pos (15UL)
- #define BPROT_CONFIG1_REGION47_Msk (0x1UL << BPROT_CONFIG1_REGION47_Pos)
- #define BPROT_CONFIG1_REGION47_Disabled (0UL)
- #define BPROT_CONFIG1_REGION47_Enabled (1UL)
- #define BPROT_CONFIG1_REGION46_Pos (14UL)
- #define BPROT_CONFIG1_REGION46_Msk (0x1UL << BPROT_CONFIG1_REGION46_Pos)
- #define BPROT_CONFIG1_REGION46_Disabled (0UL)
- #define BPROT_CONFIG1_REGION46_Enabled (1UL)
- #define BPROT_CONFIG1_REGION45_Pos (13UL)
- #define BPROT_CONFIG1_REGION45_Msk (0x1UL << BPROT_CONFIG1_REGION45_Pos)
- #define BPROT_CONFIG1_REGION45_Disabled (0UL)
- #define BPROT_CONFIG1_REGION45_Enabled (1UL)
- #define BPROT_CONFIG1_REGION44_Pos (12UL)
- #define BPROT_CONFIG1_REGION44_Msk (0x1UL << BPROT_CONFIG1_REGION44_Pos)
- #define BPROT_CONFIG1_REGION44_Disabled (0UL)
- #define BPROT_CONFIG1_REGION44_Enabled (1UL)
- #define BPROT_CONFIG1_REGION43_Pos (11UL)
- #define BPROT_CONFIG1_REGION43_Msk (0x1UL << BPROT_CONFIG1_REGION43_Pos)
- #define BPROT_CONFIG1_REGION43_Disabled (0UL)
- #define BPROT_CONFIG1_REGION43_Enabled (1UL)
- #define BPROT_CONFIG1_REGION42_Pos (10UL)
- #define BPROT_CONFIG1_REGION42_Msk (0x1UL << BPROT_CONFIG1_REGION42_Pos)
- #define BPROT_CONFIG1_REGION42_Disabled (0UL)
- #define BPROT_CONFIG1_REGION42_Enabled (1UL)
- #define BPROT_CONFIG1_REGION41_Pos (9UL)
- #define BPROT_CONFIG1_REGION41_Msk (0x1UL << BPROT_CONFIG1_REGION41_Pos)
- #define BPROT_CONFIG1_REGION41_Disabled (0UL)
- #define BPROT_CONFIG1_REGION41_Enabled (1UL)
- #define BPROT_CONFIG1_REGION40_Pos (8UL)
- #define BPROT_CONFIG1_REGION40_Msk (0x1UL << BPROT_CONFIG1_REGION40_Pos)
- #define BPROT_CONFIG1_REGION40_Disabled (0UL)
- #define BPROT_CONFIG1_REGION40_Enabled (1UL)
- #define BPROT_CONFIG1_REGION39_Pos (7UL)
- #define BPROT_CONFIG1_REGION39_Msk (0x1UL << BPROT_CONFIG1_REGION39_Pos)
- #define BPROT_CONFIG1_REGION39_Disabled (0UL)
- #define BPROT_CONFIG1_REGION39_Enabled (1UL)
- #define BPROT_CONFIG1_REGION38_Pos (6UL)
- #define BPROT_CONFIG1_REGION38_Msk (0x1UL << BPROT_CONFIG1_REGION38_Pos)
- #define BPROT_CONFIG1_REGION38_Disabled (0UL)
- #define BPROT_CONFIG1_REGION38_Enabled (1UL)
- #define BPROT_CONFIG1_REGION37_Pos (5UL)
- #define BPROT_CONFIG1_REGION37_Msk (0x1UL << BPROT_CONFIG1_REGION37_Pos)
- #define BPROT_CONFIG1_REGION37_Disabled (0UL)
- #define BPROT_CONFIG1_REGION37_Enabled (1UL)
- #define BPROT_CONFIG1_REGION36_Pos (4UL)
- #define BPROT_CONFIG1_REGION36_Msk (0x1UL << BPROT_CONFIG1_REGION36_Pos)
- #define BPROT_CONFIG1_REGION36_Disabled (0UL)
- #define BPROT_CONFIG1_REGION36_Enabled (1UL)
- #define BPROT_CONFIG1_REGION35_Pos (3UL)
- #define BPROT_CONFIG1_REGION35_Msk (0x1UL << BPROT_CONFIG1_REGION35_Pos)
- #define BPROT_CONFIG1_REGION35_Disabled (0UL)
- #define BPROT_CONFIG1_REGION35_Enabled (1UL)
- #define BPROT_CONFIG1_REGION34_Pos (2UL)
- #define BPROT_CONFIG1_REGION34_Msk (0x1UL << BPROT_CONFIG1_REGION34_Pos)
- #define BPROT_CONFIG1_REGION34_Disabled (0UL)
- #define BPROT_CONFIG1_REGION34_Enabled (1UL)
- #define BPROT_CONFIG1_REGION33_Pos (1UL)
- #define BPROT_CONFIG1_REGION33_Msk (0x1UL << BPROT_CONFIG1_REGION33_Pos)
- #define BPROT_CONFIG1_REGION33_Disabled (0UL)
- #define BPROT_CONFIG1_REGION33_Enabled (1UL)
- #define BPROT_CONFIG1_REGION32_Pos (0UL)
- #define BPROT_CONFIG1_REGION32_Msk (0x1UL << BPROT_CONFIG1_REGION32_Pos)
- #define BPROT_CONFIG1_REGION32_Disabled (0UL)
- #define BPROT_CONFIG1_REGION32_Enabled (1UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL)
- #define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL)
- #define BPROT_CONFIG2_REGION95_Pos (31UL)
- #define BPROT_CONFIG2_REGION95_Msk (0x1UL << BPROT_CONFIG2_REGION95_Pos)
- #define BPROT_CONFIG2_REGION95_Disabled (0UL)
- #define BPROT_CONFIG2_REGION95_Enabled (1UL)
- #define BPROT_CONFIG2_REGION94_Pos (30UL)
- #define BPROT_CONFIG2_REGION94_Msk (0x1UL << BPROT_CONFIG2_REGION94_Pos)
- #define BPROT_CONFIG2_REGION94_Disabled (0UL)
- #define BPROT_CONFIG2_REGION94_Enabled (1UL)
- #define BPROT_CONFIG2_REGION93_Pos (29UL)
- #define BPROT_CONFIG2_REGION93_Msk (0x1UL << BPROT_CONFIG2_REGION93_Pos)
- #define BPROT_CONFIG2_REGION93_Disabled (0UL)
- #define BPROT_CONFIG2_REGION93_Enabled (1UL)
- #define BPROT_CONFIG2_REGION92_Pos (28UL)
- #define BPROT_CONFIG2_REGION92_Msk (0x1UL << BPROT_CONFIG2_REGION92_Pos)
- #define BPROT_CONFIG2_REGION92_Disabled (0UL)
- #define BPROT_CONFIG2_REGION92_Enabled (1UL)
- #define BPROT_CONFIG2_REGION91_Pos (27UL)
- #define BPROT_CONFIG2_REGION91_Msk (0x1UL << BPROT_CONFIG2_REGION91_Pos)
- #define BPROT_CONFIG2_REGION91_Disabled (0UL)
- #define BPROT_CONFIG2_REGION91_Enabled (1UL)
- #define BPROT_CONFIG2_REGION90_Pos (26UL)
- #define BPROT_CONFIG2_REGION90_Msk (0x1UL << BPROT_CONFIG2_REGION90_Pos)
- #define BPROT_CONFIG2_REGION90_Disabled (0UL)
- #define BPROT_CONFIG2_REGION90_Enabled (1UL)
- #define BPROT_CONFIG2_REGION89_Pos (25UL)
- #define BPROT_CONFIG2_REGION89_Msk (0x1UL << BPROT_CONFIG2_REGION89_Pos)
- #define BPROT_CONFIG2_REGION89_Disabled (0UL)
- #define BPROT_CONFIG2_REGION89_Enabled (1UL)
- #define BPROT_CONFIG2_REGION88_Pos (24UL)
- #define BPROT_CONFIG2_REGION88_Msk (0x1UL << BPROT_CONFIG2_REGION88_Pos)
- #define BPROT_CONFIG2_REGION88_Disabled (0UL)
- #define BPROT_CONFIG2_REGION88_Enabled (1UL)
- #define BPROT_CONFIG2_REGION87_Pos (23UL)
- #define BPROT_CONFIG2_REGION87_Msk (0x1UL << BPROT_CONFIG2_REGION87_Pos)
- #define BPROT_CONFIG2_REGION87_Disabled (0UL)
- #define BPROT_CONFIG2_REGION87_Enabled (1UL)
- #define BPROT_CONFIG2_REGION86_Pos (22UL)
- #define BPROT_CONFIG2_REGION86_Msk (0x1UL << BPROT_CONFIG2_REGION86_Pos)
- #define BPROT_CONFIG2_REGION86_Disabled (0UL)
- #define BPROT_CONFIG2_REGION86_Enabled (1UL)
- #define BPROT_CONFIG2_REGION85_Pos (21UL)
- #define BPROT_CONFIG2_REGION85_Msk (0x1UL << BPROT_CONFIG2_REGION85_Pos)
- #define BPROT_CONFIG2_REGION85_Disabled (0UL)
- #define BPROT_CONFIG2_REGION85_Enabled (1UL)
- #define BPROT_CONFIG2_REGION84_Pos (20UL)
- #define BPROT_CONFIG2_REGION84_Msk (0x1UL << BPROT_CONFIG2_REGION84_Pos)
- #define BPROT_CONFIG2_REGION84_Disabled (0UL)
- #define BPROT_CONFIG2_REGION84_Enabled (1UL)
- #define BPROT_CONFIG2_REGION83_Pos (19UL)
- #define BPROT_CONFIG2_REGION83_Msk (0x1UL << BPROT_CONFIG2_REGION83_Pos)
- #define BPROT_CONFIG2_REGION83_Disabled (0UL)
- #define BPROT_CONFIG2_REGION83_Enabled (1UL)
- #define BPROT_CONFIG2_REGION82_Pos (18UL)
- #define BPROT_CONFIG2_REGION82_Msk (0x1UL << BPROT_CONFIG2_REGION82_Pos)
- #define BPROT_CONFIG2_REGION82_Disabled (0UL)
- #define BPROT_CONFIG2_REGION82_Enabled (1UL)
- #define BPROT_CONFIG2_REGION81_Pos (17UL)
- #define BPROT_CONFIG2_REGION81_Msk (0x1UL << BPROT_CONFIG2_REGION81_Pos)
- #define BPROT_CONFIG2_REGION81_Disabled (0UL)
- #define BPROT_CONFIG2_REGION81_Enabled (1UL)
- #define BPROT_CONFIG2_REGION80_Pos (16UL)
- #define BPROT_CONFIG2_REGION80_Msk (0x1UL << BPROT_CONFIG2_REGION80_Pos)
- #define BPROT_CONFIG2_REGION80_Disabled (0UL)
- #define BPROT_CONFIG2_REGION80_Enabled (1UL)
- #define BPROT_CONFIG2_REGION79_Pos (15UL)
- #define BPROT_CONFIG2_REGION79_Msk (0x1UL << BPROT_CONFIG2_REGION79_Pos)
- #define BPROT_CONFIG2_REGION79_Disabled (0UL)
- #define BPROT_CONFIG2_REGION79_Enabled (1UL)
- #define BPROT_CONFIG2_REGION78_Pos (14UL)
- #define BPROT_CONFIG2_REGION78_Msk (0x1UL << BPROT_CONFIG2_REGION78_Pos)
- #define BPROT_CONFIG2_REGION78_Disabled (0UL)
- #define BPROT_CONFIG2_REGION78_Enabled (1UL)
- #define BPROT_CONFIG2_REGION77_Pos (13UL)
- #define BPROT_CONFIG2_REGION77_Msk (0x1UL << BPROT_CONFIG2_REGION77_Pos)
- #define BPROT_CONFIG2_REGION77_Disabled (0UL)
- #define BPROT_CONFIG2_REGION77_Enabled (1UL)
- #define BPROT_CONFIG2_REGION76_Pos (12UL)
- #define BPROT_CONFIG2_REGION76_Msk (0x1UL << BPROT_CONFIG2_REGION76_Pos)
- #define BPROT_CONFIG2_REGION76_Disabled (0UL)
- #define BPROT_CONFIG2_REGION76_Enabled (1UL)
- #define BPROT_CONFIG2_REGION75_Pos (11UL)
- #define BPROT_CONFIG2_REGION75_Msk (0x1UL << BPROT_CONFIG2_REGION75_Pos)
- #define BPROT_CONFIG2_REGION75_Disabled (0UL)
- #define BPROT_CONFIG2_REGION75_Enabled (1UL)
- #define BPROT_CONFIG2_REGION74_Pos (10UL)
- #define BPROT_CONFIG2_REGION74_Msk (0x1UL << BPROT_CONFIG2_REGION74_Pos)
- #define BPROT_CONFIG2_REGION74_Disabled (0UL)
- #define BPROT_CONFIG2_REGION74_Enabled (1UL)
- #define BPROT_CONFIG2_REGION73_Pos (9UL)
- #define BPROT_CONFIG2_REGION73_Msk (0x1UL << BPROT_CONFIG2_REGION73_Pos)
- #define BPROT_CONFIG2_REGION73_Disabled (0UL)
- #define BPROT_CONFIG2_REGION73_Enabled (1UL)
- #define BPROT_CONFIG2_REGION72_Pos (8UL)
- #define BPROT_CONFIG2_REGION72_Msk (0x1UL << BPROT_CONFIG2_REGION72_Pos)
- #define BPROT_CONFIG2_REGION72_Disabled (0UL)
- #define BPROT_CONFIG2_REGION72_Enabled (1UL)
- #define BPROT_CONFIG2_REGION71_Pos (7UL)
- #define BPROT_CONFIG2_REGION71_Msk (0x1UL << BPROT_CONFIG2_REGION71_Pos)
- #define BPROT_CONFIG2_REGION71_Disabled (0UL)
- #define BPROT_CONFIG2_REGION71_Enabled (1UL)
- #define BPROT_CONFIG2_REGION70_Pos (6UL)
- #define BPROT_CONFIG2_REGION70_Msk (0x1UL << BPROT_CONFIG2_REGION70_Pos)
- #define BPROT_CONFIG2_REGION70_Disabled (0UL)
- #define BPROT_CONFIG2_REGION70_Enabled (1UL)
- #define BPROT_CONFIG2_REGION69_Pos (5UL)
- #define BPROT_CONFIG2_REGION69_Msk (0x1UL << BPROT_CONFIG2_REGION69_Pos)
- #define BPROT_CONFIG2_REGION69_Disabled (0UL)
- #define BPROT_CONFIG2_REGION69_Enabled (1UL)
- #define BPROT_CONFIG2_REGION68_Pos (4UL)
- #define BPROT_CONFIG2_REGION68_Msk (0x1UL << BPROT_CONFIG2_REGION68_Pos)
- #define BPROT_CONFIG2_REGION68_Disabled (0UL)
- #define BPROT_CONFIG2_REGION68_Enabled (1UL)
- #define BPROT_CONFIG2_REGION67_Pos (3UL)
- #define BPROT_CONFIG2_REGION67_Msk (0x1UL << BPROT_CONFIG2_REGION67_Pos)
- #define BPROT_CONFIG2_REGION67_Disabled (0UL)
- #define BPROT_CONFIG2_REGION67_Enabled (1UL)
- #define BPROT_CONFIG2_REGION66_Pos (2UL)
- #define BPROT_CONFIG2_REGION66_Msk (0x1UL << BPROT_CONFIG2_REGION66_Pos)
- #define BPROT_CONFIG2_REGION66_Disabled (0UL)
- #define BPROT_CONFIG2_REGION66_Enabled (1UL)
- #define BPROT_CONFIG2_REGION65_Pos (1UL)
- #define BPROT_CONFIG2_REGION65_Msk (0x1UL << BPROT_CONFIG2_REGION65_Pos)
- #define BPROT_CONFIG2_REGION65_Disabled (0UL)
- #define BPROT_CONFIG2_REGION65_Enabled (1UL)
- #define BPROT_CONFIG2_REGION64_Pos (0UL)
- #define BPROT_CONFIG2_REGION64_Msk (0x1UL << BPROT_CONFIG2_REGION64_Pos)
- #define BPROT_CONFIG2_REGION64_Disabled (0UL)
- #define BPROT_CONFIG2_REGION64_Enabled (1UL)
- #define BPROT_CONFIG3_REGION127_Pos (31UL)
- #define BPROT_CONFIG3_REGION127_Msk (0x1UL << BPROT_CONFIG3_REGION127_Pos)
- #define BPROT_CONFIG3_REGION127_Disabled (0UL)
- #define BPROT_CONFIG3_REGION127_Enabled (1UL)
- #define BPROT_CONFIG3_REGION126_Pos (30UL)
- #define BPROT_CONFIG3_REGION126_Msk (0x1UL << BPROT_CONFIG3_REGION126_Pos)
- #define BPROT_CONFIG3_REGION126_Disabled (0UL)
- #define BPROT_CONFIG3_REGION126_Enabled (1UL)
- #define BPROT_CONFIG3_REGION125_Pos (29UL)
- #define BPROT_CONFIG3_REGION125_Msk (0x1UL << BPROT_CONFIG3_REGION125_Pos)
- #define BPROT_CONFIG3_REGION125_Disabled (0UL)
- #define BPROT_CONFIG3_REGION125_Enabled (1UL)
- #define BPROT_CONFIG3_REGION124_Pos (28UL)
- #define BPROT_CONFIG3_REGION124_Msk (0x1UL << BPROT_CONFIG3_REGION124_Pos)
- #define BPROT_CONFIG3_REGION124_Disabled (0UL)
- #define BPROT_CONFIG3_REGION124_Enabled (1UL)
- #define BPROT_CONFIG3_REGION123_Pos (27UL)
- #define BPROT_CONFIG3_REGION123_Msk (0x1UL << BPROT_CONFIG3_REGION123_Pos)
- #define BPROT_CONFIG3_REGION123_Disabled (0UL)
- #define BPROT_CONFIG3_REGION123_Enabled (1UL)
- #define BPROT_CONFIG3_REGION122_Pos (26UL)
- #define BPROT_CONFIG3_REGION122_Msk (0x1UL << BPROT_CONFIG3_REGION122_Pos)
- #define BPROT_CONFIG3_REGION122_Disabled (0UL)
- #define BPROT_CONFIG3_REGION122_Enabled (1UL)
- #define BPROT_CONFIG3_REGION121_Pos (25UL)
- #define BPROT_CONFIG3_REGION121_Msk (0x1UL << BPROT_CONFIG3_REGION121_Pos)
- #define BPROT_CONFIG3_REGION121_Disabled (0UL)
- #define BPROT_CONFIG3_REGION121_Enabled (1UL)
- #define BPROT_CONFIG3_REGION120_Pos (24UL)
- #define BPROT_CONFIG3_REGION120_Msk (0x1UL << BPROT_CONFIG3_REGION120_Pos)
- #define BPROT_CONFIG3_REGION120_Disabled (0UL)
- #define BPROT_CONFIG3_REGION120_Enabled (1UL)
- #define BPROT_CONFIG3_REGION119_Pos (23UL)
- #define BPROT_CONFIG3_REGION119_Msk (0x1UL << BPROT_CONFIG3_REGION119_Pos)
- #define BPROT_CONFIG3_REGION119_Disabled (0UL)
- #define BPROT_CONFIG3_REGION119_Enabled (1UL)
- #define BPROT_CONFIG3_REGION118_Pos (22UL)
- #define BPROT_CONFIG3_REGION118_Msk (0x1UL << BPROT_CONFIG3_REGION118_Pos)
- #define BPROT_CONFIG3_REGION118_Disabled (0UL)
- #define BPROT_CONFIG3_REGION118_Enabled (1UL)
- #define BPROT_CONFIG3_REGION117_Pos (21UL)
- #define BPROT_CONFIG3_REGION117_Msk (0x1UL << BPROT_CONFIG3_REGION117_Pos)
- #define BPROT_CONFIG3_REGION117_Disabled (0UL)
- #define BPROT_CONFIG3_REGION117_Enabled (1UL)
- #define BPROT_CONFIG3_REGION116_Pos (20UL)
- #define BPROT_CONFIG3_REGION116_Msk (0x1UL << BPROT_CONFIG3_REGION116_Pos)
- #define BPROT_CONFIG3_REGION116_Disabled (0UL)
- #define BPROT_CONFIG3_REGION116_Enabled (1UL)
- #define BPROT_CONFIG3_REGION115_Pos (19UL)
- #define BPROT_CONFIG3_REGION115_Msk (0x1UL << BPROT_CONFIG3_REGION115_Pos)
- #define BPROT_CONFIG3_REGION115_Disabled (0UL)
- #define BPROT_CONFIG3_REGION115_Enabled (1UL)
- #define BPROT_CONFIG3_REGION114_Pos (18UL)
- #define BPROT_CONFIG3_REGION114_Msk (0x1UL << BPROT_CONFIG3_REGION114_Pos)
- #define BPROT_CONFIG3_REGION114_Disabled (0UL)
- #define BPROT_CONFIG3_REGION114_Enabled (1UL)
- #define BPROT_CONFIG3_REGION113_Pos (17UL)
- #define BPROT_CONFIG3_REGION113_Msk (0x1UL << BPROT_CONFIG3_REGION113_Pos)
- #define BPROT_CONFIG3_REGION113_Disabled (0UL)
- #define BPROT_CONFIG3_REGION113_Enabled (1UL)
- #define BPROT_CONFIG3_REGION112_Pos (16UL)
- #define BPROT_CONFIG3_REGION112_Msk (0x1UL << BPROT_CONFIG3_REGION112_Pos)
- #define BPROT_CONFIG3_REGION112_Disabled (0UL)
- #define BPROT_CONFIG3_REGION112_Enabled (1UL)
- #define BPROT_CONFIG3_REGION111_Pos (15UL)
- #define BPROT_CONFIG3_REGION111_Msk (0x1UL << BPROT_CONFIG3_REGION111_Pos)
- #define BPROT_CONFIG3_REGION111_Disabled (0UL)
- #define BPROT_CONFIG3_REGION111_Enabled (1UL)
- #define BPROT_CONFIG3_REGION110_Pos (14UL)
- #define BPROT_CONFIG3_REGION110_Msk (0x1UL << BPROT_CONFIG3_REGION110_Pos)
- #define BPROT_CONFIG3_REGION110_Disabled (0UL)
- #define BPROT_CONFIG3_REGION110_Enabled (1UL)
- #define BPROT_CONFIG3_REGION109_Pos (13UL)
- #define BPROT_CONFIG3_REGION109_Msk (0x1UL << BPROT_CONFIG3_REGION109_Pos)
- #define BPROT_CONFIG3_REGION109_Disabled (0UL)
- #define BPROT_CONFIG3_REGION109_Enabled (1UL)
- #define BPROT_CONFIG3_REGION108_Pos (12UL)
- #define BPROT_CONFIG3_REGION108_Msk (0x1UL << BPROT_CONFIG3_REGION108_Pos)
- #define BPROT_CONFIG3_REGION108_Disabled (0UL)
- #define BPROT_CONFIG3_REGION108_Enabled (1UL)
- #define BPROT_CONFIG3_REGION107_Pos (11UL)
- #define BPROT_CONFIG3_REGION107_Msk (0x1UL << BPROT_CONFIG3_REGION107_Pos)
- #define BPROT_CONFIG3_REGION107_Disabled (0UL)
- #define BPROT_CONFIG3_REGION107_Enabled (1UL)
- #define BPROT_CONFIG3_REGION106_Pos (10UL)
- #define BPROT_CONFIG3_REGION106_Msk (0x1UL << BPROT_CONFIG3_REGION106_Pos)
- #define BPROT_CONFIG3_REGION106_Disabled (0UL)
- #define BPROT_CONFIG3_REGION106_Enabled (1UL)
- #define BPROT_CONFIG3_REGION105_Pos (9UL)
- #define BPROT_CONFIG3_REGION105_Msk (0x1UL << BPROT_CONFIG3_REGION105_Pos)
- #define BPROT_CONFIG3_REGION105_Disabled (0UL)
- #define BPROT_CONFIG3_REGION105_Enabled (1UL)
- #define BPROT_CONFIG3_REGION104_Pos (8UL)
- #define BPROT_CONFIG3_REGION104_Msk (0x1UL << BPROT_CONFIG3_REGION104_Pos)
- #define BPROT_CONFIG3_REGION104_Disabled (0UL)
- #define BPROT_CONFIG3_REGION104_Enabled (1UL)
- #define BPROT_CONFIG3_REGION103_Pos (7UL)
- #define BPROT_CONFIG3_REGION103_Msk (0x1UL << BPROT_CONFIG3_REGION103_Pos)
- #define BPROT_CONFIG3_REGION103_Disabled (0UL)
- #define BPROT_CONFIG3_REGION103_Enabled (1UL)
- #define BPROT_CONFIG3_REGION102_Pos (6UL)
- #define BPROT_CONFIG3_REGION102_Msk (0x1UL << BPROT_CONFIG3_REGION102_Pos)
- #define BPROT_CONFIG3_REGION102_Disabled (0UL)
- #define BPROT_CONFIG3_REGION102_Enabled (1UL)
- #define BPROT_CONFIG3_REGION101_Pos (5UL)
- #define BPROT_CONFIG3_REGION101_Msk (0x1UL << BPROT_CONFIG3_REGION101_Pos)
- #define BPROT_CONFIG3_REGION101_Disabled (0UL)
- #define BPROT_CONFIG3_REGION101_Enabled (1UL)
- #define BPROT_CONFIG3_REGION100_Pos (4UL)
- #define BPROT_CONFIG3_REGION100_Msk (0x1UL << BPROT_CONFIG3_REGION100_Pos)
- #define BPROT_CONFIG3_REGION100_Disabled (0UL)
- #define BPROT_CONFIG3_REGION100_Enabled (1UL)
- #define BPROT_CONFIG3_REGION99_Pos (3UL)
- #define BPROT_CONFIG3_REGION99_Msk (0x1UL << BPROT_CONFIG3_REGION99_Pos)
- #define BPROT_CONFIG3_REGION99_Disabled (0UL)
- #define BPROT_CONFIG3_REGION99_Enabled (1UL)
- #define BPROT_CONFIG3_REGION98_Pos (2UL)
- #define BPROT_CONFIG3_REGION98_Msk (0x1UL << BPROT_CONFIG3_REGION98_Pos)
- #define BPROT_CONFIG3_REGION98_Disabled (0UL)
- #define BPROT_CONFIG3_REGION98_Enabled (1UL)
- #define BPROT_CONFIG3_REGION97_Pos (1UL)
- #define BPROT_CONFIG3_REGION97_Msk (0x1UL << BPROT_CONFIG3_REGION97_Pos)
- #define BPROT_CONFIG3_REGION97_Disabled (0UL)
- #define BPROT_CONFIG3_REGION97_Enabled (1UL)
- #define BPROT_CONFIG3_REGION96_Pos (0UL)
- #define BPROT_CONFIG3_REGION96_Msk (0x1UL << BPROT_CONFIG3_REGION96_Pos)
- #define BPROT_CONFIG3_REGION96_Disabled (0UL)
- #define BPROT_CONFIG3_REGION96_Enabled (1UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL)
- #define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL)
- #define CCM_INTENSET_ERROR_Pos (2UL)
- #define CCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos)
- #define CCM_INTENSET_ERROR_Disabled (0UL)
- #define CCM_INTENSET_ERROR_Enabled (1UL)
- #define CCM_INTENSET_ERROR_Set (1UL)
- #define CCM_INTENSET_ENDCRYPT_Pos (1UL)
- #define CCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos)
- #define CCM_INTENSET_ENDCRYPT_Disabled (0UL)
- #define CCM_INTENSET_ENDCRYPT_Enabled (1UL)
- #define CCM_INTENSET_ENDCRYPT_Set (1UL)
- #define CCM_INTENSET_ENDKSGEN_Pos (0UL)
- #define CCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos)
- #define CCM_INTENSET_ENDKSGEN_Disabled (0UL)
- #define CCM_INTENSET_ENDKSGEN_Enabled (1UL)
- #define CCM_INTENSET_ENDKSGEN_Set (1UL)
- #define CCM_INTENCLR_ERROR_Pos (2UL)
- #define CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos)
- #define CCM_INTENCLR_ERROR_Disabled (0UL)
- #define CCM_INTENCLR_ERROR_Enabled (1UL)
- #define CCM_INTENCLR_ERROR_Clear (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Pos (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos)
- #define CCM_INTENCLR_ENDCRYPT_Disabled (0UL)
- #define CCM_INTENCLR_ENDCRYPT_Enabled (1UL)
- #define CCM_INTENCLR_ENDCRYPT_Clear (1UL)
- #define CCM_INTENCLR_ENDKSGEN_Pos (0UL)
- #define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos)
- #define CCM_INTENCLR_ENDKSGEN_Disabled (0UL)
- #define CCM_INTENCLR_ENDKSGEN_Enabled (1UL)
- #define CCM_INTENCLR_ENDKSGEN_Clear (1UL)
- #define CCM_MICSTATUS_MICSTATUS_Pos (0UL)
- #define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos)
- #define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL)
- #define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL)
- #define CCM_ENABLE_ENABLE_Pos (0UL)
- #define CCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos)
- #define CCM_ENABLE_ENABLE_Disabled (0UL)
- #define CCM_ENABLE_ENABLE_Enabled (2UL)
- #define CCM_MODE_LENGTH_Pos (24UL)
- #define CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos)
- #define CCM_MODE_LENGTH_Default (0UL)
- #define CCM_MODE_LENGTH_Extended (1UL)
- #define CCM_MODE_DATARATE_Pos (16UL)
- #define CCM_MODE_DATARATE_Msk (0x1UL << CCM_MODE_DATARATE_Pos)
- #define CCM_MODE_DATARATE_1Mbit (0UL)
- #define CCM_MODE_DATARATE_2Mbit (1UL)
- #define CCM_MODE_MODE_Pos (0UL)
- #define CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos)
- #define CCM_MODE_MODE_Encryption (0UL)
- #define CCM_MODE_MODE_Decryption (1UL)
- #define CCM_CNFPTR_CNFPTR_Pos (0UL)
- #define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos)
- #define CCM_INPTR_INPTR_Pos (0UL)
- #define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos)
- #define CCM_OUTPTR_OUTPTR_Pos (0UL)
- #define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos)
- #define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
- #define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos)
- #define CLOCK_INTENSET_CTTO_Pos (4UL)
- #define CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos)
- #define CLOCK_INTENSET_CTTO_Disabled (0UL)
- #define CLOCK_INTENSET_CTTO_Enabled (1UL)
- #define CLOCK_INTENSET_CTTO_Set (1UL)
- #define CLOCK_INTENSET_DONE_Pos (3UL)
- #define CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos)
- #define CLOCK_INTENSET_DONE_Disabled (0UL)
- #define CLOCK_INTENSET_DONE_Enabled (1UL)
- #define CLOCK_INTENSET_DONE_Set (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos)
- #define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos)
- #define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL)
- #define CLOCK_INTENCLR_CTTO_Pos (4UL)
- #define CLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos)
- #define CLOCK_INTENCLR_CTTO_Disabled (0UL)
- #define CLOCK_INTENCLR_CTTO_Enabled (1UL)
- #define CLOCK_INTENCLR_CTTO_Clear (1UL)
- #define CLOCK_INTENCLR_DONE_Pos (3UL)
- #define CLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos)
- #define CLOCK_INTENCLR_DONE_Disabled (0UL)
- #define CLOCK_INTENCLR_DONE_Enabled (1UL)
- #define CLOCK_INTENCLR_DONE_Clear (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL)
- #define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL)
- #define CLOCK_HFCLKRUN_STATUS_Pos (0UL)
- #define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos)
- #define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL)
- #define CLOCK_HFCLKRUN_STATUS_Triggered (1UL)
- #define CLOCK_HFCLKSTAT_STATE_Pos (16UL)
- #define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos)
- #define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL)
- #define CLOCK_HFCLKSTAT_STATE_Running (1UL)
- #define CLOCK_HFCLKSTAT_SRC_Pos (0UL)
- #define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos)
- #define CLOCK_HFCLKSTAT_SRC_RC (0UL)
- #define CLOCK_HFCLKSTAT_SRC_Xtal (1UL)
- #define CLOCK_LFCLKRUN_STATUS_Pos (0UL)
- #define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos)
- #define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL)
- #define CLOCK_LFCLKRUN_STATUS_Triggered (1UL)
- #define CLOCK_LFCLKSTAT_STATE_Pos (16UL)
- #define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos)
- #define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL)
- #define CLOCK_LFCLKSTAT_STATE_Running (1UL)
- #define CLOCK_LFCLKSTAT_SRC_Pos (0UL)
- #define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos)
- #define CLOCK_LFCLKSTAT_SRC_RC (0UL)
- #define CLOCK_LFCLKSTAT_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSTAT_SRC_Synth (2UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos)
- #define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos)
- #define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL)
- #define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL)
- #define CLOCK_LFCLKSRC_BYPASS_Pos (16UL)
- #define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos)
- #define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL)
- #define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL)
- #define CLOCK_LFCLKSRC_SRC_Pos (0UL)
- #define CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos)
- #define CLOCK_LFCLKSRC_SRC_RC (0UL)
- #define CLOCK_LFCLKSRC_SRC_Xtal (1UL)
- #define CLOCK_LFCLKSRC_SRC_Synth (2UL)
- #define CLOCK_CTIV_CTIV_Pos (0UL)
- #define CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos)
- #define CLOCK_TRACECONFIG_TRACEMUX_Pos (16UL)
- #define CLOCK_TRACECONFIG_TRACEMUX_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEMUX_Pos)
- #define CLOCK_TRACECONFIG_TRACEMUX_GPIO (0UL)
- #define CLOCK_TRACECONFIG_TRACEMUX_Serial (1UL)
- #define CLOCK_TRACECONFIG_TRACEMUX_Parallel (2UL)
- #define CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos (0UL)
- #define CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos)
- #define CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz (0UL)
- #define CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz (1UL)
- #define CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz (2UL)
- #define CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz (3UL)
- #define COMP_SHORTS_CROSS_STOP_Pos (4UL)
- #define COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos)
- #define COMP_SHORTS_CROSS_STOP_Disabled (0UL)
- #define COMP_SHORTS_CROSS_STOP_Enabled (1UL)
- #define COMP_SHORTS_UP_STOP_Pos (3UL)
- #define COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos)
- #define COMP_SHORTS_UP_STOP_Disabled (0UL)
- #define COMP_SHORTS_UP_STOP_Enabled (1UL)
- #define COMP_SHORTS_DOWN_STOP_Pos (2UL)
- #define COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos)
- #define COMP_SHORTS_DOWN_STOP_Disabled (0UL)
- #define COMP_SHORTS_DOWN_STOP_Enabled (1UL)
- #define COMP_SHORTS_READY_STOP_Pos (1UL)
- #define COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos)
- #define COMP_SHORTS_READY_STOP_Disabled (0UL)
- #define COMP_SHORTS_READY_STOP_Enabled (1UL)
- #define COMP_SHORTS_READY_SAMPLE_Pos (0UL)
- #define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos)
- #define COMP_SHORTS_READY_SAMPLE_Disabled (0UL)
- #define COMP_SHORTS_READY_SAMPLE_Enabled (1UL)
- #define COMP_INTEN_CROSS_Pos (3UL)
- #define COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos)
- #define COMP_INTEN_CROSS_Disabled (0UL)
- #define COMP_INTEN_CROSS_Enabled (1UL)
- #define COMP_INTEN_UP_Pos (2UL)
- #define COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos)
- #define COMP_INTEN_UP_Disabled (0UL)
- #define COMP_INTEN_UP_Enabled (1UL)
- #define COMP_INTEN_DOWN_Pos (1UL)
- #define COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos)
- #define COMP_INTEN_DOWN_Disabled (0UL)
- #define COMP_INTEN_DOWN_Enabled (1UL)
- #define COMP_INTEN_READY_Pos (0UL)
- #define COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos)
- #define COMP_INTEN_READY_Disabled (0UL)
- #define COMP_INTEN_READY_Enabled (1UL)
- #define COMP_INTENSET_CROSS_Pos (3UL)
- #define COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos)
- #define COMP_INTENSET_CROSS_Disabled (0UL)
- #define COMP_INTENSET_CROSS_Enabled (1UL)
- #define COMP_INTENSET_CROSS_Set (1UL)
- #define COMP_INTENSET_UP_Pos (2UL)
- #define COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos)
- #define COMP_INTENSET_UP_Disabled (0UL)
- #define COMP_INTENSET_UP_Enabled (1UL)
- #define COMP_INTENSET_UP_Set (1UL)
- #define COMP_INTENSET_DOWN_Pos (1UL)
- #define COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos)
- #define COMP_INTENSET_DOWN_Disabled (0UL)
- #define COMP_INTENSET_DOWN_Enabled (1UL)
- #define COMP_INTENSET_DOWN_Set (1UL)
- #define COMP_INTENSET_READY_Pos (0UL)
- #define COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos)
- #define COMP_INTENSET_READY_Disabled (0UL)
- #define COMP_INTENSET_READY_Enabled (1UL)
- #define COMP_INTENSET_READY_Set (1UL)
- #define COMP_INTENCLR_CROSS_Pos (3UL)
- #define COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos)
- #define COMP_INTENCLR_CROSS_Disabled (0UL)
- #define COMP_INTENCLR_CROSS_Enabled (1UL)
- #define COMP_INTENCLR_CROSS_Clear (1UL)
- #define COMP_INTENCLR_UP_Pos (2UL)
- #define COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos)
- #define COMP_INTENCLR_UP_Disabled (0UL)
- #define COMP_INTENCLR_UP_Enabled (1UL)
- #define COMP_INTENCLR_UP_Clear (1UL)
- #define COMP_INTENCLR_DOWN_Pos (1UL)
- #define COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos)
- #define COMP_INTENCLR_DOWN_Disabled (0UL)
- #define COMP_INTENCLR_DOWN_Enabled (1UL)
- #define COMP_INTENCLR_DOWN_Clear (1UL)
- #define COMP_INTENCLR_READY_Pos (0UL)
- #define COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos)
- #define COMP_INTENCLR_READY_Disabled (0UL)
- #define COMP_INTENCLR_READY_Enabled (1UL)
- #define COMP_INTENCLR_READY_Clear (1UL)
- #define COMP_RESULT_RESULT_Pos (0UL)
- #define COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos)
- #define COMP_RESULT_RESULT_Below (0UL)
- #define COMP_RESULT_RESULT_Above (1UL)
- #define COMP_ENABLE_ENABLE_Pos (0UL)
- #define COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos)
- #define COMP_ENABLE_ENABLE_Disabled (0UL)
- #define COMP_ENABLE_ENABLE_Enabled (2UL)
- #define COMP_PSEL_PSEL_Pos (0UL)
- #define COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos)
- #define COMP_PSEL_PSEL_AnalogInput0 (0UL)
- #define COMP_PSEL_PSEL_AnalogInput1 (1UL)
- #define COMP_PSEL_PSEL_AnalogInput2 (2UL)
- #define COMP_PSEL_PSEL_AnalogInput3 (3UL)
- #define COMP_PSEL_PSEL_AnalogInput4 (4UL)
- #define COMP_PSEL_PSEL_AnalogInput5 (5UL)
- #define COMP_PSEL_PSEL_AnalogInput6 (6UL)
- #define COMP_PSEL_PSEL_AnalogInput7 (7UL)
- #define COMP_REFSEL_REFSEL_Pos (0UL)
- #define COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos)
- #define COMP_REFSEL_REFSEL_Int1V2 (0UL)
- #define COMP_REFSEL_REFSEL_Int1V8 (1UL)
- #define COMP_REFSEL_REFSEL_Int2V4 (2UL)
- #define COMP_REFSEL_REFSEL_VDD (4UL)
- #define COMP_REFSEL_REFSEL_ARef (7UL)
- #define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
- #define COMP_EXTREFSEL_EXTREFSEL_Msk (0x7UL << COMP_EXTREFSEL_EXTREFSEL_Pos)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference2 (2UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference3 (3UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference4 (4UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference5 (5UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference6 (6UL)
- #define COMP_EXTREFSEL_EXTREFSEL_AnalogReference7 (7UL)
- #define COMP_TH_THUP_Pos (8UL)
- #define COMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos)
- #define COMP_TH_THDOWN_Pos (0UL)
- #define COMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos)
- #define COMP_MODE_MAIN_Pos (8UL)
- #define COMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos)
- #define COMP_MODE_MAIN_SE (0UL)
- #define COMP_MODE_MAIN_Diff (1UL)
- #define COMP_MODE_SP_Pos (0UL)
- #define COMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos)
- #define COMP_MODE_SP_Low (0UL)
- #define COMP_MODE_SP_Normal (1UL)
- #define COMP_MODE_SP_High (2UL)
- #define COMP_HYST_HYST_Pos (0UL)
- #define COMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos)
- #define COMP_HYST_HYST_NoHyst (0UL)
- #define COMP_HYST_HYST_Hyst50mV (1UL)
- #define COMP_ISOURCE_ISOURCE_Pos (0UL)
- #define COMP_ISOURCE_ISOURCE_Msk (0x3UL << COMP_ISOURCE_ISOURCE_Pos)
- #define COMP_ISOURCE_ISOURCE_Off (0UL)
- #define COMP_ISOURCE_ISOURCE_Ien2mA5 (1UL)
- #define COMP_ISOURCE_ISOURCE_Ien5mA (2UL)
- #define COMP_ISOURCE_ISOURCE_Ien10mA (3UL)
- #define ECB_INTENSET_ERRORECB_Pos (1UL)
- #define ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos)
- #define ECB_INTENSET_ERRORECB_Disabled (0UL)
- #define ECB_INTENSET_ERRORECB_Enabled (1UL)
- #define ECB_INTENSET_ERRORECB_Set (1UL)
- #define ECB_INTENSET_ENDECB_Pos (0UL)
- #define ECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos)
- #define ECB_INTENSET_ENDECB_Disabled (0UL)
- #define ECB_INTENSET_ENDECB_Enabled (1UL)
- #define ECB_INTENSET_ENDECB_Set (1UL)
- #define ECB_INTENCLR_ERRORECB_Pos (1UL)
- #define ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos)
- #define ECB_INTENCLR_ERRORECB_Disabled (0UL)
- #define ECB_INTENCLR_ERRORECB_Enabled (1UL)
- #define ECB_INTENCLR_ERRORECB_Clear (1UL)
- #define ECB_INTENCLR_ENDECB_Pos (0UL)
- #define ECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos)
- #define ECB_INTENCLR_ENDECB_Disabled (0UL)
- #define ECB_INTENCLR_ENDECB_Enabled (1UL)
- #define ECB_INTENCLR_ENDECB_Clear (1UL)
- #define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL)
- #define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos)
- #define EGU_INTEN_TRIGGERED15_Pos (15UL)
- #define EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos)
- #define EGU_INTEN_TRIGGERED15_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED15_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED14_Pos (14UL)
- #define EGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos)
- #define EGU_INTEN_TRIGGERED14_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED14_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED13_Pos (13UL)
- #define EGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos)
- #define EGU_INTEN_TRIGGERED13_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED13_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED12_Pos (12UL)
- #define EGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos)
- #define EGU_INTEN_TRIGGERED12_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED12_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED11_Pos (11UL)
- #define EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos)
- #define EGU_INTEN_TRIGGERED11_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED11_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED10_Pos (10UL)
- #define EGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos)
- #define EGU_INTEN_TRIGGERED10_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED10_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED9_Pos (9UL)
- #define EGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos)
- #define EGU_INTEN_TRIGGERED9_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED9_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED8_Pos (8UL)
- #define EGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos)
- #define EGU_INTEN_TRIGGERED8_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED8_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED7_Pos (7UL)
- #define EGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos)
- #define EGU_INTEN_TRIGGERED7_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED7_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED6_Pos (6UL)
- #define EGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos)
- #define EGU_INTEN_TRIGGERED6_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED6_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED5_Pos (5UL)
- #define EGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos)
- #define EGU_INTEN_TRIGGERED5_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED5_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED4_Pos (4UL)
- #define EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos)
- #define EGU_INTEN_TRIGGERED4_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED4_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED3_Pos (3UL)
- #define EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos)
- #define EGU_INTEN_TRIGGERED3_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED3_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED2_Pos (2UL)
- #define EGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos)
- #define EGU_INTEN_TRIGGERED2_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED2_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED1_Pos (1UL)
- #define EGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos)
- #define EGU_INTEN_TRIGGERED1_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED1_Enabled (1UL)
- #define EGU_INTEN_TRIGGERED0_Pos (0UL)
- #define EGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos)
- #define EGU_INTEN_TRIGGERED0_Disabled (0UL)
- #define EGU_INTEN_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED15_Pos (15UL)
- #define EGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos)
- #define EGU_INTENSET_TRIGGERED15_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED15_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED15_Set (1UL)
- #define EGU_INTENSET_TRIGGERED14_Pos (14UL)
- #define EGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos)
- #define EGU_INTENSET_TRIGGERED14_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED14_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED14_Set (1UL)
- #define EGU_INTENSET_TRIGGERED13_Pos (13UL)
- #define EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos)
- #define EGU_INTENSET_TRIGGERED13_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED13_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED13_Set (1UL)
- #define EGU_INTENSET_TRIGGERED12_Pos (12UL)
- #define EGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos)
- #define EGU_INTENSET_TRIGGERED12_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED12_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED12_Set (1UL)
- #define EGU_INTENSET_TRIGGERED11_Pos (11UL)
- #define EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos)
- #define EGU_INTENSET_TRIGGERED11_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED11_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED11_Set (1UL)
- #define EGU_INTENSET_TRIGGERED10_Pos (10UL)
- #define EGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos)
- #define EGU_INTENSET_TRIGGERED10_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED10_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED10_Set (1UL)
- #define EGU_INTENSET_TRIGGERED9_Pos (9UL)
- #define EGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos)
- #define EGU_INTENSET_TRIGGERED9_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED9_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED9_Set (1UL)
- #define EGU_INTENSET_TRIGGERED8_Pos (8UL)
- #define EGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos)
- #define EGU_INTENSET_TRIGGERED8_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED8_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED8_Set (1UL)
- #define EGU_INTENSET_TRIGGERED7_Pos (7UL)
- #define EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos)
- #define EGU_INTENSET_TRIGGERED7_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED7_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED7_Set (1UL)
- #define EGU_INTENSET_TRIGGERED6_Pos (6UL)
- #define EGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos)
- #define EGU_INTENSET_TRIGGERED6_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED6_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED6_Set (1UL)
- #define EGU_INTENSET_TRIGGERED5_Pos (5UL)
- #define EGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos)
- #define EGU_INTENSET_TRIGGERED5_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED5_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED5_Set (1UL)
- #define EGU_INTENSET_TRIGGERED4_Pos (4UL)
- #define EGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos)
- #define EGU_INTENSET_TRIGGERED4_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED4_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED4_Set (1UL)
- #define EGU_INTENSET_TRIGGERED3_Pos (3UL)
- #define EGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos)
- #define EGU_INTENSET_TRIGGERED3_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED3_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED3_Set (1UL)
- #define EGU_INTENSET_TRIGGERED2_Pos (2UL)
- #define EGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos)
- #define EGU_INTENSET_TRIGGERED2_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED2_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED2_Set (1UL)
- #define EGU_INTENSET_TRIGGERED1_Pos (1UL)
- #define EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos)
- #define EGU_INTENSET_TRIGGERED1_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED1_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED1_Set (1UL)
- #define EGU_INTENSET_TRIGGERED0_Pos (0UL)
- #define EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos)
- #define EGU_INTENSET_TRIGGERED0_Disabled (0UL)
- #define EGU_INTENSET_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENSET_TRIGGERED0_Set (1UL)
- #define EGU_INTENCLR_TRIGGERED15_Pos (15UL)
- #define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos)
- #define EGU_INTENCLR_TRIGGERED15_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED15_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED15_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED14_Pos (14UL)
- #define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos)
- #define EGU_INTENCLR_TRIGGERED14_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED14_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED14_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED13_Pos (13UL)
- #define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos)
- #define EGU_INTENCLR_TRIGGERED13_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED13_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED13_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED12_Pos (12UL)
- #define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos)
- #define EGU_INTENCLR_TRIGGERED12_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED12_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED12_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED11_Pos (11UL)
- #define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos)
- #define EGU_INTENCLR_TRIGGERED11_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED11_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED11_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED10_Pos (10UL)
- #define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos)
- #define EGU_INTENCLR_TRIGGERED10_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED10_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED10_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED9_Pos (9UL)
- #define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos)
- #define EGU_INTENCLR_TRIGGERED9_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED9_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED9_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED8_Pos (8UL)
- #define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos)
- #define EGU_INTENCLR_TRIGGERED8_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED8_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED8_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED7_Pos (7UL)
- #define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos)
- #define EGU_INTENCLR_TRIGGERED7_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED7_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED7_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED6_Pos (6UL)
- #define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos)
- #define EGU_INTENCLR_TRIGGERED6_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED6_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED6_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED5_Pos (5UL)
- #define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos)
- #define EGU_INTENCLR_TRIGGERED5_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED5_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED5_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED4_Pos (4UL)
- #define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos)
- #define EGU_INTENCLR_TRIGGERED4_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED4_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED4_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED3_Pos (3UL)
- #define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos)
- #define EGU_INTENCLR_TRIGGERED3_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED3_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED3_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED2_Pos (2UL)
- #define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos)
- #define EGU_INTENCLR_TRIGGERED2_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED2_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED2_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Pos (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos)
- #define EGU_INTENCLR_TRIGGERED1_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED1_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED1_Clear (1UL)
- #define EGU_INTENCLR_TRIGGERED0_Pos (0UL)
- #define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos)
- #define EGU_INTENCLR_TRIGGERED0_Disabled (0UL)
- #define EGU_INTENCLR_TRIGGERED0_Enabled (1UL)
- #define EGU_INTENCLR_TRIGGERED0_Clear (1UL)
- #define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL)
- #define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos)
- #define FICR_CODESIZE_CODESIZE_Pos (0UL)
- #define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos)
- #define FICR_DEVICEID_DEVICEID_Pos (0UL)
- #define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos)
- #define FICR_ER_ER_Pos (0UL)
- #define FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos)
- #define FICR_IR_IR_Pos (0UL)
- #define FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL)
- #define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL)
- #define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL)
- #define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos)
- #define FICR_INFO_PART_PART_Pos (0UL)
- #define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos)
- #define FICR_INFO_PART_PART_N52832 (0x52832UL)
- #define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_VARIANT_VARIANT_Pos (0UL)
- #define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos)
- #define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL)
- #define FICR_INFO_VARIANT_VARIANT_AAAB (0x41414142UL)
- #define FICR_INFO_VARIANT_VARIANT_AAB0 (0x41414230UL)
- #define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL)
- #define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL)
- #define FICR_INFO_VARIANT_VARIANT_AAE0 (0x41414530UL)
- #define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL)
- #define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos)
- #define FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL)
- #define FICR_INFO_PACKAGE_PACKAGE_CH (0x2001UL)
- #define FICR_INFO_PACKAGE_PACKAGE_CI (0x2002UL)
- #define FICR_INFO_PACKAGE_PACKAGE_CK (0x2005UL)
- #define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_RAM_RAM_Pos (0UL)
- #define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos)
- #define FICR_INFO_RAM_RAM_K16 (0x10UL)
- #define FICR_INFO_RAM_RAM_K32 (0x20UL)
- #define FICR_INFO_RAM_RAM_K64 (0x40UL)
- #define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL)
- #define FICR_INFO_FLASH_FLASH_Pos (0UL)
- #define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos)
- #define FICR_INFO_FLASH_FLASH_K128 (0x80UL)
- #define FICR_INFO_FLASH_FLASH_K256 (0x100UL)
- #define FICR_INFO_FLASH_FLASH_K512 (0x200UL)
- #define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL)
- #define FICR_TEMP_A0_A_Pos (0UL)
- #define FICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos)
- #define FICR_TEMP_A1_A_Pos (0UL)
- #define FICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos)
- #define FICR_TEMP_A2_A_Pos (0UL)
- #define FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos)
- #define FICR_TEMP_A3_A_Pos (0UL)
- #define FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos)
- #define FICR_TEMP_A4_A_Pos (0UL)
- #define FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos)
- #define FICR_TEMP_A5_A_Pos (0UL)
- #define FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos)
- #define FICR_TEMP_B0_B_Pos (0UL)
- #define FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos)
- #define FICR_TEMP_B1_B_Pos (0UL)
- #define FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos)
- #define FICR_TEMP_B2_B_Pos (0UL)
- #define FICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos)
- #define FICR_TEMP_B3_B_Pos (0UL)
- #define FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos)
- #define FICR_TEMP_B4_B_Pos (0UL)
- #define FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos)
- #define FICR_TEMP_B5_B_Pos (0UL)
- #define FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos)
- #define FICR_TEMP_T0_T_Pos (0UL)
- #define FICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos)
- #define FICR_TEMP_T1_T_Pos (0UL)
- #define FICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos)
- #define FICR_TEMP_T2_T_Pos (0UL)
- #define FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos)
- #define FICR_TEMP_T3_T_Pos (0UL)
- #define FICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos)
- #define FICR_TEMP_T4_T_Pos (0UL)
- #define FICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos)
- #define FICR_NFC_TAGHEADER0_UD3_Pos (24UL)
- #define FICR_NFC_TAGHEADER0_UD3_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD3_Pos)
- #define FICR_NFC_TAGHEADER0_UD2_Pos (16UL)
- #define FICR_NFC_TAGHEADER0_UD2_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD2_Pos)
- #define FICR_NFC_TAGHEADER0_UD1_Pos (8UL)
- #define FICR_NFC_TAGHEADER0_UD1_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD1_Pos)
- #define FICR_NFC_TAGHEADER0_MFGID_Pos (0UL)
- #define FICR_NFC_TAGHEADER0_MFGID_Msk (0xFFUL << FICR_NFC_TAGHEADER0_MFGID_Pos)
- #define FICR_NFC_TAGHEADER1_UD7_Pos (24UL)
- #define FICR_NFC_TAGHEADER1_UD7_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD7_Pos)
- #define FICR_NFC_TAGHEADER1_UD6_Pos (16UL)
- #define FICR_NFC_TAGHEADER1_UD6_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD6_Pos)
- #define FICR_NFC_TAGHEADER1_UD5_Pos (8UL)
- #define FICR_NFC_TAGHEADER1_UD5_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD5_Pos)
- #define FICR_NFC_TAGHEADER1_UD4_Pos (0UL)
- #define FICR_NFC_TAGHEADER1_UD4_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD4_Pos)
- #define FICR_NFC_TAGHEADER2_UD11_Pos (24UL)
- #define FICR_NFC_TAGHEADER2_UD11_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD11_Pos)
- #define FICR_NFC_TAGHEADER2_UD10_Pos (16UL)
- #define FICR_NFC_TAGHEADER2_UD10_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD10_Pos)
- #define FICR_NFC_TAGHEADER2_UD9_Pos (8UL)
- #define FICR_NFC_TAGHEADER2_UD9_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD9_Pos)
- #define FICR_NFC_TAGHEADER2_UD8_Pos (0UL)
- #define FICR_NFC_TAGHEADER2_UD8_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD8_Pos)
- #define FICR_NFC_TAGHEADER3_UD15_Pos (24UL)
- #define FICR_NFC_TAGHEADER3_UD15_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD15_Pos)
- #define FICR_NFC_TAGHEADER3_UD14_Pos (16UL)
- #define FICR_NFC_TAGHEADER3_UD14_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD14_Pos)
- #define FICR_NFC_TAGHEADER3_UD13_Pos (8UL)
- #define FICR_NFC_TAGHEADER3_UD13_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD13_Pos)
- #define FICR_NFC_TAGHEADER3_UD12_Pos (0UL)
- #define FICR_NFC_TAGHEADER3_UD12_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD12_Pos)
- #define GPIOTE_INTENSET_PORT_Pos (31UL)
- #define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos)
- #define GPIOTE_INTENSET_PORT_Disabled (0UL)
- #define GPIOTE_INTENSET_PORT_Enabled (1UL)
- #define GPIOTE_INTENSET_PORT_Set (1UL)
- #define GPIOTE_INTENSET_IN7_Pos (7UL)
- #define GPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos)
- #define GPIOTE_INTENSET_IN7_Disabled (0UL)
- #define GPIOTE_INTENSET_IN7_Enabled (1UL)
- #define GPIOTE_INTENSET_IN7_Set (1UL)
- #define GPIOTE_INTENSET_IN6_Pos (6UL)
- #define GPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos)
- #define GPIOTE_INTENSET_IN6_Disabled (0UL)
- #define GPIOTE_INTENSET_IN6_Enabled (1UL)
- #define GPIOTE_INTENSET_IN6_Set (1UL)
- #define GPIOTE_INTENSET_IN5_Pos (5UL)
- #define GPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos)
- #define GPIOTE_INTENSET_IN5_Disabled (0UL)
- #define GPIOTE_INTENSET_IN5_Enabled (1UL)
- #define GPIOTE_INTENSET_IN5_Set (1UL)
- #define GPIOTE_INTENSET_IN4_Pos (4UL)
- #define GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos)
- #define GPIOTE_INTENSET_IN4_Disabled (0UL)
- #define GPIOTE_INTENSET_IN4_Enabled (1UL)
- #define GPIOTE_INTENSET_IN4_Set (1UL)
- #define GPIOTE_INTENSET_IN3_Pos (3UL)
- #define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos)
- #define GPIOTE_INTENSET_IN3_Disabled (0UL)
- #define GPIOTE_INTENSET_IN3_Enabled (1UL)
- #define GPIOTE_INTENSET_IN3_Set (1UL)
- #define GPIOTE_INTENSET_IN2_Pos (2UL)
- #define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos)
- #define GPIOTE_INTENSET_IN2_Disabled (0UL)
- #define GPIOTE_INTENSET_IN2_Enabled (1UL)
- #define GPIOTE_INTENSET_IN2_Set (1UL)
- #define GPIOTE_INTENSET_IN1_Pos (1UL)
- #define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos)
- #define GPIOTE_INTENSET_IN1_Disabled (0UL)
- #define GPIOTE_INTENSET_IN1_Enabled (1UL)
- #define GPIOTE_INTENSET_IN1_Set (1UL)
- #define GPIOTE_INTENSET_IN0_Pos (0UL)
- #define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos)
- #define GPIOTE_INTENSET_IN0_Disabled (0UL)
- #define GPIOTE_INTENSET_IN0_Enabled (1UL)
- #define GPIOTE_INTENSET_IN0_Set (1UL)
- #define GPIOTE_INTENCLR_PORT_Pos (31UL)
- #define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos)
- #define GPIOTE_INTENCLR_PORT_Disabled (0UL)
- #define GPIOTE_INTENCLR_PORT_Enabled (1UL)
- #define GPIOTE_INTENCLR_PORT_Clear (1UL)
- #define GPIOTE_INTENCLR_IN7_Pos (7UL)
- #define GPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos)
- #define GPIOTE_INTENCLR_IN7_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN7_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN7_Clear (1UL)
- #define GPIOTE_INTENCLR_IN6_Pos (6UL)
- #define GPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos)
- #define GPIOTE_INTENCLR_IN6_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN6_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN6_Clear (1UL)
- #define GPIOTE_INTENCLR_IN5_Pos (5UL)
- #define GPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos)
- #define GPIOTE_INTENCLR_IN5_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN5_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN5_Clear (1UL)
- #define GPIOTE_INTENCLR_IN4_Pos (4UL)
- #define GPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos)
- #define GPIOTE_INTENCLR_IN4_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN4_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN4_Clear (1UL)
- #define GPIOTE_INTENCLR_IN3_Pos (3UL)
- #define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos)
- #define GPIOTE_INTENCLR_IN3_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN3_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN3_Clear (1UL)
- #define GPIOTE_INTENCLR_IN2_Pos (2UL)
- #define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos)
- #define GPIOTE_INTENCLR_IN2_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN2_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN2_Clear (1UL)
- #define GPIOTE_INTENCLR_IN1_Pos (1UL)
- #define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos)
- #define GPIOTE_INTENCLR_IN1_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN1_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN1_Clear (1UL)
- #define GPIOTE_INTENCLR_IN0_Pos (0UL)
- #define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos)
- #define GPIOTE_INTENCLR_IN0_Disabled (0UL)
- #define GPIOTE_INTENCLR_IN0_Enabled (1UL)
- #define GPIOTE_INTENCLR_IN0_Clear (1UL)
- #define GPIOTE_CONFIG_OUTINIT_Pos (20UL)
- #define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos)
- #define GPIOTE_CONFIG_OUTINIT_Low (0UL)
- #define GPIOTE_CONFIG_OUTINIT_High (1UL)
- #define GPIOTE_CONFIG_POLARITY_Pos (16UL)
- #define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos)
- #define GPIOTE_CONFIG_POLARITY_None (0UL)
- #define GPIOTE_CONFIG_POLARITY_LoToHi (1UL)
- #define GPIOTE_CONFIG_POLARITY_HiToLo (2UL)
- #define GPIOTE_CONFIG_POLARITY_Toggle (3UL)
- #define GPIOTE_CONFIG_PSEL_Pos (8UL)
- #define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos)
- #define GPIOTE_CONFIG_MODE_Pos (0UL)
- #define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos)
- #define GPIOTE_CONFIG_MODE_Disabled (0UL)
- #define GPIOTE_CONFIG_MODE_Event (1UL)
- #define GPIOTE_CONFIG_MODE_Task (3UL)
- #define I2S_INTEN_TXPTRUPD_Pos (5UL)
- #define I2S_INTEN_TXPTRUPD_Msk (0x1UL << I2S_INTEN_TXPTRUPD_Pos)
- #define I2S_INTEN_TXPTRUPD_Disabled (0UL)
- #define I2S_INTEN_TXPTRUPD_Enabled (1UL)
- #define I2S_INTEN_STOPPED_Pos (2UL)
- #define I2S_INTEN_STOPPED_Msk (0x1UL << I2S_INTEN_STOPPED_Pos)
- #define I2S_INTEN_STOPPED_Disabled (0UL)
- #define I2S_INTEN_STOPPED_Enabled (1UL)
- #define I2S_INTEN_RXPTRUPD_Pos (1UL)
- #define I2S_INTEN_RXPTRUPD_Msk (0x1UL << I2S_INTEN_RXPTRUPD_Pos)
- #define I2S_INTEN_RXPTRUPD_Disabled (0UL)
- #define I2S_INTEN_RXPTRUPD_Enabled (1UL)
- #define I2S_INTENSET_TXPTRUPD_Pos (5UL)
- #define I2S_INTENSET_TXPTRUPD_Msk (0x1UL << I2S_INTENSET_TXPTRUPD_Pos)
- #define I2S_INTENSET_TXPTRUPD_Disabled (0UL)
- #define I2S_INTENSET_TXPTRUPD_Enabled (1UL)
- #define I2S_INTENSET_TXPTRUPD_Set (1UL)
- #define I2S_INTENSET_STOPPED_Pos (2UL)
- #define I2S_INTENSET_STOPPED_Msk (0x1UL << I2S_INTENSET_STOPPED_Pos)
- #define I2S_INTENSET_STOPPED_Disabled (0UL)
- #define I2S_INTENSET_STOPPED_Enabled (1UL)
- #define I2S_INTENSET_STOPPED_Set (1UL)
- #define I2S_INTENSET_RXPTRUPD_Pos (1UL)
- #define I2S_INTENSET_RXPTRUPD_Msk (0x1UL << I2S_INTENSET_RXPTRUPD_Pos)
- #define I2S_INTENSET_RXPTRUPD_Disabled (0UL)
- #define I2S_INTENSET_RXPTRUPD_Enabled (1UL)
- #define I2S_INTENSET_RXPTRUPD_Set (1UL)
- #define I2S_INTENCLR_TXPTRUPD_Pos (5UL)
- #define I2S_INTENCLR_TXPTRUPD_Msk (0x1UL << I2S_INTENCLR_TXPTRUPD_Pos)
- #define I2S_INTENCLR_TXPTRUPD_Disabled (0UL)
- #define I2S_INTENCLR_TXPTRUPD_Enabled (1UL)
- #define I2S_INTENCLR_TXPTRUPD_Clear (1UL)
- #define I2S_INTENCLR_STOPPED_Pos (2UL)
- #define I2S_INTENCLR_STOPPED_Msk (0x1UL << I2S_INTENCLR_STOPPED_Pos)
- #define I2S_INTENCLR_STOPPED_Disabled (0UL)
- #define I2S_INTENCLR_STOPPED_Enabled (1UL)
- #define I2S_INTENCLR_STOPPED_Clear (1UL)
- #define I2S_INTENCLR_RXPTRUPD_Pos (1UL)
- #define I2S_INTENCLR_RXPTRUPD_Msk (0x1UL << I2S_INTENCLR_RXPTRUPD_Pos)
- #define I2S_INTENCLR_RXPTRUPD_Disabled (0UL)
- #define I2S_INTENCLR_RXPTRUPD_Enabled (1UL)
- #define I2S_INTENCLR_RXPTRUPD_Clear (1UL)
- #define I2S_ENABLE_ENABLE_Pos (0UL)
- #define I2S_ENABLE_ENABLE_Msk (0x1UL << I2S_ENABLE_ENABLE_Pos)
- #define I2S_ENABLE_ENABLE_Disabled (0UL)
- #define I2S_ENABLE_ENABLE_Enabled (1UL)
- #define I2S_CONFIG_MODE_MODE_Pos (0UL)
- #define I2S_CONFIG_MODE_MODE_Msk (0x1UL << I2S_CONFIG_MODE_MODE_Pos)
- #define I2S_CONFIG_MODE_MODE_Master (0UL)
- #define I2S_CONFIG_MODE_MODE_Slave (1UL)
- #define I2S_CONFIG_RXEN_RXEN_Pos (0UL)
- #define I2S_CONFIG_RXEN_RXEN_Msk (0x1UL << I2S_CONFIG_RXEN_RXEN_Pos)
- #define I2S_CONFIG_RXEN_RXEN_Disabled (0UL)
- #define I2S_CONFIG_RXEN_RXEN_Enabled (1UL)
- #define I2S_CONFIG_TXEN_TXEN_Pos (0UL)
- #define I2S_CONFIG_TXEN_TXEN_Msk (0x1UL << I2S_CONFIG_TXEN_TXEN_Pos)
- #define I2S_CONFIG_TXEN_TXEN_Disabled (0UL)
- #define I2S_CONFIG_TXEN_TXEN_Enabled (1UL)
- #define I2S_CONFIG_MCKEN_MCKEN_Pos (0UL)
- #define I2S_CONFIG_MCKEN_MCKEN_Msk (0x1UL << I2S_CONFIG_MCKEN_MCKEN_Pos)
- #define I2S_CONFIG_MCKEN_MCKEN_Disabled (0UL)
- #define I2S_CONFIG_MCKEN_MCKEN_Enabled (1UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_Pos (0UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_Msk (0xFFFFFFFFUL << I2S_CONFIG_MCKFREQ_MCKFREQ_Pos)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125 (0x020C0000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63 (0x04100000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42 (0x06000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32 (0x08000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31 (0x08400000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30 (0x08800000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23 (0x0B000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21 (0x0C000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16 (0x10000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15 (0x11000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11 (0x16000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10 (0x18000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8 (0x20000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6 (0x28000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5 (0x30000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4 (0x40000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3 (0x50000000UL)
- #define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2 (0x80000000UL)
- #define I2S_CONFIG_RATIO_RATIO_Pos (0UL)
- #define I2S_CONFIG_RATIO_RATIO_Msk (0xFUL << I2S_CONFIG_RATIO_RATIO_Pos)
- #define I2S_CONFIG_RATIO_RATIO_32X (0UL)
- #define I2S_CONFIG_RATIO_RATIO_48X (1UL)
- #define I2S_CONFIG_RATIO_RATIO_64X (2UL)
- #define I2S_CONFIG_RATIO_RATIO_96X (3UL)
- #define I2S_CONFIG_RATIO_RATIO_128X (4UL)
- #define I2S_CONFIG_RATIO_RATIO_192X (5UL)
- #define I2S_CONFIG_RATIO_RATIO_256X (6UL)
- #define I2S_CONFIG_RATIO_RATIO_384X (7UL)
- #define I2S_CONFIG_RATIO_RATIO_512X (8UL)
- #define I2S_CONFIG_SWIDTH_SWIDTH_Pos (0UL)
- #define I2S_CONFIG_SWIDTH_SWIDTH_Msk (0x3UL << I2S_CONFIG_SWIDTH_SWIDTH_Pos)
- #define I2S_CONFIG_SWIDTH_SWIDTH_8Bit (0UL)
- #define I2S_CONFIG_SWIDTH_SWIDTH_16Bit (1UL)
- #define I2S_CONFIG_SWIDTH_SWIDTH_24Bit (2UL)
- #define I2S_CONFIG_ALIGN_ALIGN_Pos (0UL)
- #define I2S_CONFIG_ALIGN_ALIGN_Msk (0x1UL << I2S_CONFIG_ALIGN_ALIGN_Pos)
- #define I2S_CONFIG_ALIGN_ALIGN_Left (0UL)
- #define I2S_CONFIG_ALIGN_ALIGN_Right (1UL)
- #define I2S_CONFIG_FORMAT_FORMAT_Pos (0UL)
- #define I2S_CONFIG_FORMAT_FORMAT_Msk (0x1UL << I2S_CONFIG_FORMAT_FORMAT_Pos)
- #define I2S_CONFIG_FORMAT_FORMAT_I2S (0UL)
- #define I2S_CONFIG_FORMAT_FORMAT_Aligned (1UL)
- #define I2S_CONFIG_CHANNELS_CHANNELS_Pos (0UL)
- #define I2S_CONFIG_CHANNELS_CHANNELS_Msk (0x3UL << I2S_CONFIG_CHANNELS_CHANNELS_Pos)
- #define I2S_CONFIG_CHANNELS_CHANNELS_Stereo (0UL)
- #define I2S_CONFIG_CHANNELS_CHANNELS_Left (1UL)
- #define I2S_CONFIG_CHANNELS_CHANNELS_Right (2UL)
- #define I2S_RXD_PTR_PTR_Pos (0UL)
- #define I2S_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_RXD_PTR_PTR_Pos)
- #define I2S_TXD_PTR_PTR_Pos (0UL)
- #define I2S_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_TXD_PTR_PTR_Pos)
- #define I2S_RXTXD_MAXCNT_MAXCNT_Pos (0UL)
- #define I2S_RXTXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << I2S_RXTXD_MAXCNT_MAXCNT_Pos)
- #define I2S_PSEL_MCK_CONNECT_Pos (31UL)
- #define I2S_PSEL_MCK_CONNECT_Msk (0x1UL << I2S_PSEL_MCK_CONNECT_Pos)
- #define I2S_PSEL_MCK_CONNECT_Connected (0UL)
- #define I2S_PSEL_MCK_CONNECT_Disconnected (1UL)
- #define I2S_PSEL_MCK_PIN_Pos (0UL)
- #define I2S_PSEL_MCK_PIN_Msk (0x1FUL << I2S_PSEL_MCK_PIN_Pos)
- #define I2S_PSEL_SCK_CONNECT_Pos (31UL)
- #define I2S_PSEL_SCK_CONNECT_Msk (0x1UL << I2S_PSEL_SCK_CONNECT_Pos)
- #define I2S_PSEL_SCK_CONNECT_Connected (0UL)
- #define I2S_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define I2S_PSEL_SCK_PIN_Pos (0UL)
- #define I2S_PSEL_SCK_PIN_Msk (0x1FUL << I2S_PSEL_SCK_PIN_Pos)
- #define I2S_PSEL_LRCK_CONNECT_Pos (31UL)
- #define I2S_PSEL_LRCK_CONNECT_Msk (0x1UL << I2S_PSEL_LRCK_CONNECT_Pos)
- #define I2S_PSEL_LRCK_CONNECT_Connected (0UL)
- #define I2S_PSEL_LRCK_CONNECT_Disconnected (1UL)
- #define I2S_PSEL_LRCK_PIN_Pos (0UL)
- #define I2S_PSEL_LRCK_PIN_Msk (0x1FUL << I2S_PSEL_LRCK_PIN_Pos)
- #define I2S_PSEL_SDIN_CONNECT_Pos (31UL)
- #define I2S_PSEL_SDIN_CONNECT_Msk (0x1UL << I2S_PSEL_SDIN_CONNECT_Pos)
- #define I2S_PSEL_SDIN_CONNECT_Connected (0UL)
- #define I2S_PSEL_SDIN_CONNECT_Disconnected (1UL)
- #define I2S_PSEL_SDIN_PIN_Pos (0UL)
- #define I2S_PSEL_SDIN_PIN_Msk (0x1FUL << I2S_PSEL_SDIN_PIN_Pos)
- #define I2S_PSEL_SDOUT_CONNECT_Pos (31UL)
- #define I2S_PSEL_SDOUT_CONNECT_Msk (0x1UL << I2S_PSEL_SDOUT_CONNECT_Pos)
- #define I2S_PSEL_SDOUT_CONNECT_Connected (0UL)
- #define I2S_PSEL_SDOUT_CONNECT_Disconnected (1UL)
- #define I2S_PSEL_SDOUT_PIN_Pos (0UL)
- #define I2S_PSEL_SDOUT_PIN_Msk (0x1FUL << I2S_PSEL_SDOUT_PIN_Pos)
- #define LPCOMP_SHORTS_CROSS_STOP_Pos (4UL)
- #define LPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL << LPCOMP_SHORTS_CROSS_STOP_Pos)
- #define LPCOMP_SHORTS_CROSS_STOP_Disabled (0UL)
- #define LPCOMP_SHORTS_CROSS_STOP_Enabled (1UL)
- #define LPCOMP_SHORTS_UP_STOP_Pos (3UL)
- #define LPCOMP_SHORTS_UP_STOP_Msk (0x1UL << LPCOMP_SHORTS_UP_STOP_Pos)
- #define LPCOMP_SHORTS_UP_STOP_Disabled (0UL)
- #define LPCOMP_SHORTS_UP_STOP_Enabled (1UL)
- #define LPCOMP_SHORTS_DOWN_STOP_Pos (2UL)
- #define LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL << LPCOMP_SHORTS_DOWN_STOP_Pos)
- #define LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL)
- #define LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL)
- #define LPCOMP_SHORTS_READY_STOP_Pos (1UL)
- #define LPCOMP_SHORTS_READY_STOP_Msk (0x1UL << LPCOMP_SHORTS_READY_STOP_Pos)
- #define LPCOMP_SHORTS_READY_STOP_Disabled (0UL)
- #define LPCOMP_SHORTS_READY_STOP_Enabled (1UL)
- #define LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL)
- #define LPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL << LPCOMP_SHORTS_READY_SAMPLE_Pos)
- #define LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL)
- #define LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL)
- #define LPCOMP_INTENSET_CROSS_Pos (3UL)
- #define LPCOMP_INTENSET_CROSS_Msk (0x1UL << LPCOMP_INTENSET_CROSS_Pos)
- #define LPCOMP_INTENSET_CROSS_Disabled (0UL)
- #define LPCOMP_INTENSET_CROSS_Enabled (1UL)
- #define LPCOMP_INTENSET_CROSS_Set (1UL)
- #define LPCOMP_INTENSET_UP_Pos (2UL)
- #define LPCOMP_INTENSET_UP_Msk (0x1UL << LPCOMP_INTENSET_UP_Pos)
- #define LPCOMP_INTENSET_UP_Disabled (0UL)
- #define LPCOMP_INTENSET_UP_Enabled (1UL)
- #define LPCOMP_INTENSET_UP_Set (1UL)
- #define LPCOMP_INTENSET_DOWN_Pos (1UL)
- #define LPCOMP_INTENSET_DOWN_Msk (0x1UL << LPCOMP_INTENSET_DOWN_Pos)
- #define LPCOMP_INTENSET_DOWN_Disabled (0UL)
- #define LPCOMP_INTENSET_DOWN_Enabled (1UL)
- #define LPCOMP_INTENSET_DOWN_Set (1UL)
- #define LPCOMP_INTENSET_READY_Pos (0UL)
- #define LPCOMP_INTENSET_READY_Msk (0x1UL << LPCOMP_INTENSET_READY_Pos)
- #define LPCOMP_INTENSET_READY_Disabled (0UL)
- #define LPCOMP_INTENSET_READY_Enabled (1UL)
- #define LPCOMP_INTENSET_READY_Set (1UL)
- #define LPCOMP_INTENCLR_CROSS_Pos (3UL)
- #define LPCOMP_INTENCLR_CROSS_Msk (0x1UL << LPCOMP_INTENCLR_CROSS_Pos)
- #define LPCOMP_INTENCLR_CROSS_Disabled (0UL)
- #define LPCOMP_INTENCLR_CROSS_Enabled (1UL)
- #define LPCOMP_INTENCLR_CROSS_Clear (1UL)
- #define LPCOMP_INTENCLR_UP_Pos (2UL)
- #define LPCOMP_INTENCLR_UP_Msk (0x1UL << LPCOMP_INTENCLR_UP_Pos)
- #define LPCOMP_INTENCLR_UP_Disabled (0UL)
- #define LPCOMP_INTENCLR_UP_Enabled (1UL)
- #define LPCOMP_INTENCLR_UP_Clear (1UL)
- #define LPCOMP_INTENCLR_DOWN_Pos (1UL)
- #define LPCOMP_INTENCLR_DOWN_Msk (0x1UL << LPCOMP_INTENCLR_DOWN_Pos)
- #define LPCOMP_INTENCLR_DOWN_Disabled (0UL)
- #define LPCOMP_INTENCLR_DOWN_Enabled (1UL)
- #define LPCOMP_INTENCLR_DOWN_Clear (1UL)
- #define LPCOMP_INTENCLR_READY_Pos (0UL)
- #define LPCOMP_INTENCLR_READY_Msk (0x1UL << LPCOMP_INTENCLR_READY_Pos)
- #define LPCOMP_INTENCLR_READY_Disabled (0UL)
- #define LPCOMP_INTENCLR_READY_Enabled (1UL)
- #define LPCOMP_INTENCLR_READY_Clear (1UL)
- #define LPCOMP_RESULT_RESULT_Pos (0UL)
- #define LPCOMP_RESULT_RESULT_Msk (0x1UL << LPCOMP_RESULT_RESULT_Pos)
- #define LPCOMP_RESULT_RESULT_Below (0UL)
- #define LPCOMP_RESULT_RESULT_Above (1UL)
- #define LPCOMP_ENABLE_ENABLE_Pos (0UL)
- #define LPCOMP_ENABLE_ENABLE_Msk (0x3UL << LPCOMP_ENABLE_ENABLE_Pos)
- #define LPCOMP_ENABLE_ENABLE_Disabled (0UL)
- #define LPCOMP_ENABLE_ENABLE_Enabled (1UL)
- #define LPCOMP_PSEL_PSEL_Pos (0UL)
- #define LPCOMP_PSEL_PSEL_Msk (0x7UL << LPCOMP_PSEL_PSEL_Pos)
- #define LPCOMP_PSEL_PSEL_AnalogInput0 (0UL)
- #define LPCOMP_PSEL_PSEL_AnalogInput1 (1UL)
- #define LPCOMP_PSEL_PSEL_AnalogInput2 (2UL)
- #define LPCOMP_PSEL_PSEL_AnalogInput3 (3UL)
- #define LPCOMP_PSEL_PSEL_AnalogInput4 (4UL)
- #define LPCOMP_PSEL_PSEL_AnalogInput5 (5UL)
- #define LPCOMP_PSEL_PSEL_AnalogInput6 (6UL)
- #define LPCOMP_PSEL_PSEL_AnalogInput7 (7UL)
- #define LPCOMP_REFSEL_REFSEL_Pos (0UL)
- #define LPCOMP_REFSEL_REFSEL_Msk (0xFUL << LPCOMP_REFSEL_REFSEL_Pos)
- #define LPCOMP_REFSEL_REFSEL_Ref1_8Vdd (0UL)
- #define LPCOMP_REFSEL_REFSEL_Ref2_8Vdd (1UL)
- #define LPCOMP_REFSEL_REFSEL_Ref3_8Vdd (2UL)
- #define LPCOMP_REFSEL_REFSEL_Ref4_8Vdd (3UL)
- #define LPCOMP_REFSEL_REFSEL_Ref5_8Vdd (4UL)
- #define LPCOMP_REFSEL_REFSEL_Ref6_8Vdd (5UL)
- #define LPCOMP_REFSEL_REFSEL_Ref7_8Vdd (6UL)
- #define LPCOMP_REFSEL_REFSEL_ARef (7UL)
- #define LPCOMP_REFSEL_REFSEL_Ref1_16Vdd (8UL)
- #define LPCOMP_REFSEL_REFSEL_Ref3_16Vdd (9UL)
- #define LPCOMP_REFSEL_REFSEL_Ref5_16Vdd (10UL)
- #define LPCOMP_REFSEL_REFSEL_Ref7_16Vdd (11UL)
- #define LPCOMP_REFSEL_REFSEL_Ref9_16Vdd (12UL)
- #define LPCOMP_REFSEL_REFSEL_Ref11_16Vdd (13UL)
- #define LPCOMP_REFSEL_REFSEL_Ref13_16Vdd (14UL)
- #define LPCOMP_REFSEL_REFSEL_Ref15_16Vdd (15UL)
- #define LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
- #define LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << LPCOMP_EXTREFSEL_EXTREFSEL_Pos)
- #define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
- #define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
- #define LPCOMP_ANADETECT_ANADETECT_Pos (0UL)
- #define LPCOMP_ANADETECT_ANADETECT_Msk (0x3UL << LPCOMP_ANADETECT_ANADETECT_Pos)
- #define LPCOMP_ANADETECT_ANADETECT_Cross (0UL)
- #define LPCOMP_ANADETECT_ANADETECT_Up (1UL)
- #define LPCOMP_ANADETECT_ANADETECT_Down (2UL)
- #define LPCOMP_HYST_HYST_Pos (0UL)
- #define LPCOMP_HYST_HYST_Msk (0x1UL << LPCOMP_HYST_HYST_Pos)
- #define LPCOMP_HYST_HYST_NoHyst (0UL)
- #define LPCOMP_HYST_HYST_Hyst50mV (1UL)
- #define MWU_INTEN_PREGION1RA_Pos (27UL)
- #define MWU_INTEN_PREGION1RA_Msk (0x1UL << MWU_INTEN_PREGION1RA_Pos)
- #define MWU_INTEN_PREGION1RA_Disabled (0UL)
- #define MWU_INTEN_PREGION1RA_Enabled (1UL)
- #define MWU_INTEN_PREGION1WA_Pos (26UL)
- #define MWU_INTEN_PREGION1WA_Msk (0x1UL << MWU_INTEN_PREGION1WA_Pos)
- #define MWU_INTEN_PREGION1WA_Disabled (0UL)
- #define MWU_INTEN_PREGION1WA_Enabled (1UL)
- #define MWU_INTEN_PREGION0RA_Pos (25UL)
- #define MWU_INTEN_PREGION0RA_Msk (0x1UL << MWU_INTEN_PREGION0RA_Pos)
- #define MWU_INTEN_PREGION0RA_Disabled (0UL)
- #define MWU_INTEN_PREGION0RA_Enabled (1UL)
- #define MWU_INTEN_PREGION0WA_Pos (24UL)
- #define MWU_INTEN_PREGION0WA_Msk (0x1UL << MWU_INTEN_PREGION0WA_Pos)
- #define MWU_INTEN_PREGION0WA_Disabled (0UL)
- #define MWU_INTEN_PREGION0WA_Enabled (1UL)
- #define MWU_INTEN_REGION3RA_Pos (7UL)
- #define MWU_INTEN_REGION3RA_Msk (0x1UL << MWU_INTEN_REGION3RA_Pos)
- #define MWU_INTEN_REGION3RA_Disabled (0UL)
- #define MWU_INTEN_REGION3RA_Enabled (1UL)
- #define MWU_INTEN_REGION3WA_Pos (6UL)
- #define MWU_INTEN_REGION3WA_Msk (0x1UL << MWU_INTEN_REGION3WA_Pos)
- #define MWU_INTEN_REGION3WA_Disabled (0UL)
- #define MWU_INTEN_REGION3WA_Enabled (1UL)
- #define MWU_INTEN_REGION2RA_Pos (5UL)
- #define MWU_INTEN_REGION2RA_Msk (0x1UL << MWU_INTEN_REGION2RA_Pos)
- #define MWU_INTEN_REGION2RA_Disabled (0UL)
- #define MWU_INTEN_REGION2RA_Enabled (1UL)
- #define MWU_INTEN_REGION2WA_Pos (4UL)
- #define MWU_INTEN_REGION2WA_Msk (0x1UL << MWU_INTEN_REGION2WA_Pos)
- #define MWU_INTEN_REGION2WA_Disabled (0UL)
- #define MWU_INTEN_REGION2WA_Enabled (1UL)
- #define MWU_INTEN_REGION1RA_Pos (3UL)
- #define MWU_INTEN_REGION1RA_Msk (0x1UL << MWU_INTEN_REGION1RA_Pos)
- #define MWU_INTEN_REGION1RA_Disabled (0UL)
- #define MWU_INTEN_REGION1RA_Enabled (1UL)
- #define MWU_INTEN_REGION1WA_Pos (2UL)
- #define MWU_INTEN_REGION1WA_Msk (0x1UL << MWU_INTEN_REGION1WA_Pos)
- #define MWU_INTEN_REGION1WA_Disabled (0UL)
- #define MWU_INTEN_REGION1WA_Enabled (1UL)
- #define MWU_INTEN_REGION0RA_Pos (1UL)
- #define MWU_INTEN_REGION0RA_Msk (0x1UL << MWU_INTEN_REGION0RA_Pos)
- #define MWU_INTEN_REGION0RA_Disabled (0UL)
- #define MWU_INTEN_REGION0RA_Enabled (1UL)
- #define MWU_INTEN_REGION0WA_Pos (0UL)
- #define MWU_INTEN_REGION0WA_Msk (0x1UL << MWU_INTEN_REGION0WA_Pos)
- #define MWU_INTEN_REGION0WA_Disabled (0UL)
- #define MWU_INTEN_REGION0WA_Enabled (1UL)
- #define MWU_INTENSET_PREGION1RA_Pos (27UL)
- #define MWU_INTENSET_PREGION1RA_Msk (0x1UL << MWU_INTENSET_PREGION1RA_Pos)
- #define MWU_INTENSET_PREGION1RA_Disabled (0UL)
- #define MWU_INTENSET_PREGION1RA_Enabled (1UL)
- #define MWU_INTENSET_PREGION1RA_Set (1UL)
- #define MWU_INTENSET_PREGION1WA_Pos (26UL)
- #define MWU_INTENSET_PREGION1WA_Msk (0x1UL << MWU_INTENSET_PREGION1WA_Pos)
- #define MWU_INTENSET_PREGION1WA_Disabled (0UL)
- #define MWU_INTENSET_PREGION1WA_Enabled (1UL)
- #define MWU_INTENSET_PREGION1WA_Set (1UL)
- #define MWU_INTENSET_PREGION0RA_Pos (25UL)
- #define MWU_INTENSET_PREGION0RA_Msk (0x1UL << MWU_INTENSET_PREGION0RA_Pos)
- #define MWU_INTENSET_PREGION0RA_Disabled (0UL)
- #define MWU_INTENSET_PREGION0RA_Enabled (1UL)
- #define MWU_INTENSET_PREGION0RA_Set (1UL)
- #define MWU_INTENSET_PREGION0WA_Pos (24UL)
- #define MWU_INTENSET_PREGION0WA_Msk (0x1UL << MWU_INTENSET_PREGION0WA_Pos)
- #define MWU_INTENSET_PREGION0WA_Disabled (0UL)
- #define MWU_INTENSET_PREGION0WA_Enabled (1UL)
- #define MWU_INTENSET_PREGION0WA_Set (1UL)
- #define MWU_INTENSET_REGION3RA_Pos (7UL)
- #define MWU_INTENSET_REGION3RA_Msk (0x1UL << MWU_INTENSET_REGION3RA_Pos)
- #define MWU_INTENSET_REGION3RA_Disabled (0UL)
- #define MWU_INTENSET_REGION3RA_Enabled (1UL)
- #define MWU_INTENSET_REGION3RA_Set (1UL)
- #define MWU_INTENSET_REGION3WA_Pos (6UL)
- #define MWU_INTENSET_REGION3WA_Msk (0x1UL << MWU_INTENSET_REGION3WA_Pos)
- #define MWU_INTENSET_REGION3WA_Disabled (0UL)
- #define MWU_INTENSET_REGION3WA_Enabled (1UL)
- #define MWU_INTENSET_REGION3WA_Set (1UL)
- #define MWU_INTENSET_REGION2RA_Pos (5UL)
- #define MWU_INTENSET_REGION2RA_Msk (0x1UL << MWU_INTENSET_REGION2RA_Pos)
- #define MWU_INTENSET_REGION2RA_Disabled (0UL)
- #define MWU_INTENSET_REGION2RA_Enabled (1UL)
- #define MWU_INTENSET_REGION2RA_Set (1UL)
- #define MWU_INTENSET_REGION2WA_Pos (4UL)
- #define MWU_INTENSET_REGION2WA_Msk (0x1UL << MWU_INTENSET_REGION2WA_Pos)
- #define MWU_INTENSET_REGION2WA_Disabled (0UL)
- #define MWU_INTENSET_REGION2WA_Enabled (1UL)
- #define MWU_INTENSET_REGION2WA_Set (1UL)
- #define MWU_INTENSET_REGION1RA_Pos (3UL)
- #define MWU_INTENSET_REGION1RA_Msk (0x1UL << MWU_INTENSET_REGION1RA_Pos)
- #define MWU_INTENSET_REGION1RA_Disabled (0UL)
- #define MWU_INTENSET_REGION1RA_Enabled (1UL)
- #define MWU_INTENSET_REGION1RA_Set (1UL)
- #define MWU_INTENSET_REGION1WA_Pos (2UL)
- #define MWU_INTENSET_REGION1WA_Msk (0x1UL << MWU_INTENSET_REGION1WA_Pos)
- #define MWU_INTENSET_REGION1WA_Disabled (0UL)
- #define MWU_INTENSET_REGION1WA_Enabled (1UL)
- #define MWU_INTENSET_REGION1WA_Set (1UL)
- #define MWU_INTENSET_REGION0RA_Pos (1UL)
- #define MWU_INTENSET_REGION0RA_Msk (0x1UL << MWU_INTENSET_REGION0RA_Pos)
- #define MWU_INTENSET_REGION0RA_Disabled (0UL)
- #define MWU_INTENSET_REGION0RA_Enabled (1UL)
- #define MWU_INTENSET_REGION0RA_Set (1UL)
- #define MWU_INTENSET_REGION0WA_Pos (0UL)
- #define MWU_INTENSET_REGION0WA_Msk (0x1UL << MWU_INTENSET_REGION0WA_Pos)
- #define MWU_INTENSET_REGION0WA_Disabled (0UL)
- #define MWU_INTENSET_REGION0WA_Enabled (1UL)
- #define MWU_INTENSET_REGION0WA_Set (1UL)
- #define MWU_INTENCLR_PREGION1RA_Pos (27UL)
- #define MWU_INTENCLR_PREGION1RA_Msk (0x1UL << MWU_INTENCLR_PREGION1RA_Pos)
- #define MWU_INTENCLR_PREGION1RA_Disabled (0UL)
- #define MWU_INTENCLR_PREGION1RA_Enabled (1UL)
- #define MWU_INTENCLR_PREGION1RA_Clear (1UL)
- #define MWU_INTENCLR_PREGION1WA_Pos (26UL)
- #define MWU_INTENCLR_PREGION1WA_Msk (0x1UL << MWU_INTENCLR_PREGION1WA_Pos)
- #define MWU_INTENCLR_PREGION1WA_Disabled (0UL)
- #define MWU_INTENCLR_PREGION1WA_Enabled (1UL)
- #define MWU_INTENCLR_PREGION1WA_Clear (1UL)
- #define MWU_INTENCLR_PREGION0RA_Pos (25UL)
- #define MWU_INTENCLR_PREGION0RA_Msk (0x1UL << MWU_INTENCLR_PREGION0RA_Pos)
- #define MWU_INTENCLR_PREGION0RA_Disabled (0UL)
- #define MWU_INTENCLR_PREGION0RA_Enabled (1UL)
- #define MWU_INTENCLR_PREGION0RA_Clear (1UL)
- #define MWU_INTENCLR_PREGION0WA_Pos (24UL)
- #define MWU_INTENCLR_PREGION0WA_Msk (0x1UL << MWU_INTENCLR_PREGION0WA_Pos)
- #define MWU_INTENCLR_PREGION0WA_Disabled (0UL)
- #define MWU_INTENCLR_PREGION0WA_Enabled (1UL)
- #define MWU_INTENCLR_PREGION0WA_Clear (1UL)
- #define MWU_INTENCLR_REGION3RA_Pos (7UL)
- #define MWU_INTENCLR_REGION3RA_Msk (0x1UL << MWU_INTENCLR_REGION3RA_Pos)
- #define MWU_INTENCLR_REGION3RA_Disabled (0UL)
- #define MWU_INTENCLR_REGION3RA_Enabled (1UL)
- #define MWU_INTENCLR_REGION3RA_Clear (1UL)
- #define MWU_INTENCLR_REGION3WA_Pos (6UL)
- #define MWU_INTENCLR_REGION3WA_Msk (0x1UL << MWU_INTENCLR_REGION3WA_Pos)
- #define MWU_INTENCLR_REGION3WA_Disabled (0UL)
- #define MWU_INTENCLR_REGION3WA_Enabled (1UL)
- #define MWU_INTENCLR_REGION3WA_Clear (1UL)
- #define MWU_INTENCLR_REGION2RA_Pos (5UL)
- #define MWU_INTENCLR_REGION2RA_Msk (0x1UL << MWU_INTENCLR_REGION2RA_Pos)
- #define MWU_INTENCLR_REGION2RA_Disabled (0UL)
- #define MWU_INTENCLR_REGION2RA_Enabled (1UL)
- #define MWU_INTENCLR_REGION2RA_Clear (1UL)
- #define MWU_INTENCLR_REGION2WA_Pos (4UL)
- #define MWU_INTENCLR_REGION2WA_Msk (0x1UL << MWU_INTENCLR_REGION2WA_Pos)
- #define MWU_INTENCLR_REGION2WA_Disabled (0UL)
- #define MWU_INTENCLR_REGION2WA_Enabled (1UL)
- #define MWU_INTENCLR_REGION2WA_Clear (1UL)
- #define MWU_INTENCLR_REGION1RA_Pos (3UL)
- #define MWU_INTENCLR_REGION1RA_Msk (0x1UL << MWU_INTENCLR_REGION1RA_Pos)
- #define MWU_INTENCLR_REGION1RA_Disabled (0UL)
- #define MWU_INTENCLR_REGION1RA_Enabled (1UL)
- #define MWU_INTENCLR_REGION1RA_Clear (1UL)
- #define MWU_INTENCLR_REGION1WA_Pos (2UL)
- #define MWU_INTENCLR_REGION1WA_Msk (0x1UL << MWU_INTENCLR_REGION1WA_Pos)
- #define MWU_INTENCLR_REGION1WA_Disabled (0UL)
- #define MWU_INTENCLR_REGION1WA_Enabled (1UL)
- #define MWU_INTENCLR_REGION1WA_Clear (1UL)
- #define MWU_INTENCLR_REGION0RA_Pos (1UL)
- #define MWU_INTENCLR_REGION0RA_Msk (0x1UL << MWU_INTENCLR_REGION0RA_Pos)
- #define MWU_INTENCLR_REGION0RA_Disabled (0UL)
- #define MWU_INTENCLR_REGION0RA_Enabled (1UL)
- #define MWU_INTENCLR_REGION0RA_Clear (1UL)
- #define MWU_INTENCLR_REGION0WA_Pos (0UL)
- #define MWU_INTENCLR_REGION0WA_Msk (0x1UL << MWU_INTENCLR_REGION0WA_Pos)
- #define MWU_INTENCLR_REGION0WA_Disabled (0UL)
- #define MWU_INTENCLR_REGION0WA_Enabled (1UL)
- #define MWU_INTENCLR_REGION0WA_Clear (1UL)
- #define MWU_NMIEN_PREGION1RA_Pos (27UL)
- #define MWU_NMIEN_PREGION1RA_Msk (0x1UL << MWU_NMIEN_PREGION1RA_Pos)
- #define MWU_NMIEN_PREGION1RA_Disabled (0UL)
- #define MWU_NMIEN_PREGION1RA_Enabled (1UL)
- #define MWU_NMIEN_PREGION1WA_Pos (26UL)
- #define MWU_NMIEN_PREGION1WA_Msk (0x1UL << MWU_NMIEN_PREGION1WA_Pos)
- #define MWU_NMIEN_PREGION1WA_Disabled (0UL)
- #define MWU_NMIEN_PREGION1WA_Enabled (1UL)
- #define MWU_NMIEN_PREGION0RA_Pos (25UL)
- #define MWU_NMIEN_PREGION0RA_Msk (0x1UL << MWU_NMIEN_PREGION0RA_Pos)
- #define MWU_NMIEN_PREGION0RA_Disabled (0UL)
- #define MWU_NMIEN_PREGION0RA_Enabled (1UL)
- #define MWU_NMIEN_PREGION0WA_Pos (24UL)
- #define MWU_NMIEN_PREGION0WA_Msk (0x1UL << MWU_NMIEN_PREGION0WA_Pos)
- #define MWU_NMIEN_PREGION0WA_Disabled (0UL)
- #define MWU_NMIEN_PREGION0WA_Enabled (1UL)
- #define MWU_NMIEN_REGION3RA_Pos (7UL)
- #define MWU_NMIEN_REGION3RA_Msk (0x1UL << MWU_NMIEN_REGION3RA_Pos)
- #define MWU_NMIEN_REGION3RA_Disabled (0UL)
- #define MWU_NMIEN_REGION3RA_Enabled (1UL)
- #define MWU_NMIEN_REGION3WA_Pos (6UL)
- #define MWU_NMIEN_REGION3WA_Msk (0x1UL << MWU_NMIEN_REGION3WA_Pos)
- #define MWU_NMIEN_REGION3WA_Disabled (0UL)
- #define MWU_NMIEN_REGION3WA_Enabled (1UL)
- #define MWU_NMIEN_REGION2RA_Pos (5UL)
- #define MWU_NMIEN_REGION2RA_Msk (0x1UL << MWU_NMIEN_REGION2RA_Pos)
- #define MWU_NMIEN_REGION2RA_Disabled (0UL)
- #define MWU_NMIEN_REGION2RA_Enabled (1UL)
- #define MWU_NMIEN_REGION2WA_Pos (4UL)
- #define MWU_NMIEN_REGION2WA_Msk (0x1UL << MWU_NMIEN_REGION2WA_Pos)
- #define MWU_NMIEN_REGION2WA_Disabled (0UL)
- #define MWU_NMIEN_REGION2WA_Enabled (1UL)
- #define MWU_NMIEN_REGION1RA_Pos (3UL)
- #define MWU_NMIEN_REGION1RA_Msk (0x1UL << MWU_NMIEN_REGION1RA_Pos)
- #define MWU_NMIEN_REGION1RA_Disabled (0UL)
- #define MWU_NMIEN_REGION1RA_Enabled (1UL)
- #define MWU_NMIEN_REGION1WA_Pos (2UL)
- #define MWU_NMIEN_REGION1WA_Msk (0x1UL << MWU_NMIEN_REGION1WA_Pos)
- #define MWU_NMIEN_REGION1WA_Disabled (0UL)
- #define MWU_NMIEN_REGION1WA_Enabled (1UL)
- #define MWU_NMIEN_REGION0RA_Pos (1UL)
- #define MWU_NMIEN_REGION0RA_Msk (0x1UL << MWU_NMIEN_REGION0RA_Pos)
- #define MWU_NMIEN_REGION0RA_Disabled (0UL)
- #define MWU_NMIEN_REGION0RA_Enabled (1UL)
- #define MWU_NMIEN_REGION0WA_Pos (0UL)
- #define MWU_NMIEN_REGION0WA_Msk (0x1UL << MWU_NMIEN_REGION0WA_Pos)
- #define MWU_NMIEN_REGION0WA_Disabled (0UL)
- #define MWU_NMIEN_REGION0WA_Enabled (1UL)
- #define MWU_NMIENSET_PREGION1RA_Pos (27UL)
- #define MWU_NMIENSET_PREGION1RA_Msk (0x1UL << MWU_NMIENSET_PREGION1RA_Pos)
- #define MWU_NMIENSET_PREGION1RA_Disabled (0UL)
- #define MWU_NMIENSET_PREGION1RA_Enabled (1UL)
- #define MWU_NMIENSET_PREGION1RA_Set (1UL)
- #define MWU_NMIENSET_PREGION1WA_Pos (26UL)
- #define MWU_NMIENSET_PREGION1WA_Msk (0x1UL << MWU_NMIENSET_PREGION1WA_Pos)
- #define MWU_NMIENSET_PREGION1WA_Disabled (0UL)
- #define MWU_NMIENSET_PREGION1WA_Enabled (1UL)
- #define MWU_NMIENSET_PREGION1WA_Set (1UL)
- #define MWU_NMIENSET_PREGION0RA_Pos (25UL)
- #define MWU_NMIENSET_PREGION0RA_Msk (0x1UL << MWU_NMIENSET_PREGION0RA_Pos)
- #define MWU_NMIENSET_PREGION0RA_Disabled (0UL)
- #define MWU_NMIENSET_PREGION0RA_Enabled (1UL)
- #define MWU_NMIENSET_PREGION0RA_Set (1UL)
- #define MWU_NMIENSET_PREGION0WA_Pos (24UL)
- #define MWU_NMIENSET_PREGION0WA_Msk (0x1UL << MWU_NMIENSET_PREGION0WA_Pos)
- #define MWU_NMIENSET_PREGION0WA_Disabled (0UL)
- #define MWU_NMIENSET_PREGION0WA_Enabled (1UL)
- #define MWU_NMIENSET_PREGION0WA_Set (1UL)
- #define MWU_NMIENSET_REGION3RA_Pos (7UL)
- #define MWU_NMIENSET_REGION3RA_Msk (0x1UL << MWU_NMIENSET_REGION3RA_Pos)
- #define MWU_NMIENSET_REGION3RA_Disabled (0UL)
- #define MWU_NMIENSET_REGION3RA_Enabled (1UL)
- #define MWU_NMIENSET_REGION3RA_Set (1UL)
- #define MWU_NMIENSET_REGION3WA_Pos (6UL)
- #define MWU_NMIENSET_REGION3WA_Msk (0x1UL << MWU_NMIENSET_REGION3WA_Pos)
- #define MWU_NMIENSET_REGION3WA_Disabled (0UL)
- #define MWU_NMIENSET_REGION3WA_Enabled (1UL)
- #define MWU_NMIENSET_REGION3WA_Set (1UL)
- #define MWU_NMIENSET_REGION2RA_Pos (5UL)
- #define MWU_NMIENSET_REGION2RA_Msk (0x1UL << MWU_NMIENSET_REGION2RA_Pos)
- #define MWU_NMIENSET_REGION2RA_Disabled (0UL)
- #define MWU_NMIENSET_REGION2RA_Enabled (1UL)
- #define MWU_NMIENSET_REGION2RA_Set (1UL)
- #define MWU_NMIENSET_REGION2WA_Pos (4UL)
- #define MWU_NMIENSET_REGION2WA_Msk (0x1UL << MWU_NMIENSET_REGION2WA_Pos)
- #define MWU_NMIENSET_REGION2WA_Disabled (0UL)
- #define MWU_NMIENSET_REGION2WA_Enabled (1UL)
- #define MWU_NMIENSET_REGION2WA_Set (1UL)
- #define MWU_NMIENSET_REGION1RA_Pos (3UL)
- #define MWU_NMIENSET_REGION1RA_Msk (0x1UL << MWU_NMIENSET_REGION1RA_Pos)
- #define MWU_NMIENSET_REGION1RA_Disabled (0UL)
- #define MWU_NMIENSET_REGION1RA_Enabled (1UL)
- #define MWU_NMIENSET_REGION1RA_Set (1UL)
- #define MWU_NMIENSET_REGION1WA_Pos (2UL)
- #define MWU_NMIENSET_REGION1WA_Msk (0x1UL << MWU_NMIENSET_REGION1WA_Pos)
- #define MWU_NMIENSET_REGION1WA_Disabled (0UL)
- #define MWU_NMIENSET_REGION1WA_Enabled (1UL)
- #define MWU_NMIENSET_REGION1WA_Set (1UL)
- #define MWU_NMIENSET_REGION0RA_Pos (1UL)
- #define MWU_NMIENSET_REGION0RA_Msk (0x1UL << MWU_NMIENSET_REGION0RA_Pos)
- #define MWU_NMIENSET_REGION0RA_Disabled (0UL)
- #define MWU_NMIENSET_REGION0RA_Enabled (1UL)
- #define MWU_NMIENSET_REGION0RA_Set (1UL)
- #define MWU_NMIENSET_REGION0WA_Pos (0UL)
- #define MWU_NMIENSET_REGION0WA_Msk (0x1UL << MWU_NMIENSET_REGION0WA_Pos)
- #define MWU_NMIENSET_REGION0WA_Disabled (0UL)
- #define MWU_NMIENSET_REGION0WA_Enabled (1UL)
- #define MWU_NMIENSET_REGION0WA_Set (1UL)
- #define MWU_NMIENCLR_PREGION1RA_Pos (27UL)
- #define MWU_NMIENCLR_PREGION1RA_Msk (0x1UL << MWU_NMIENCLR_PREGION1RA_Pos)
- #define MWU_NMIENCLR_PREGION1RA_Disabled (0UL)
- #define MWU_NMIENCLR_PREGION1RA_Enabled (1UL)
- #define MWU_NMIENCLR_PREGION1RA_Clear (1UL)
- #define MWU_NMIENCLR_PREGION1WA_Pos (26UL)
- #define MWU_NMIENCLR_PREGION1WA_Msk (0x1UL << MWU_NMIENCLR_PREGION1WA_Pos)
- #define MWU_NMIENCLR_PREGION1WA_Disabled (0UL)
- #define MWU_NMIENCLR_PREGION1WA_Enabled (1UL)
- #define MWU_NMIENCLR_PREGION1WA_Clear (1UL)
- #define MWU_NMIENCLR_PREGION0RA_Pos (25UL)
- #define MWU_NMIENCLR_PREGION0RA_Msk (0x1UL << MWU_NMIENCLR_PREGION0RA_Pos)
- #define MWU_NMIENCLR_PREGION0RA_Disabled (0UL)
- #define MWU_NMIENCLR_PREGION0RA_Enabled (1UL)
- #define MWU_NMIENCLR_PREGION0RA_Clear (1UL)
- #define MWU_NMIENCLR_PREGION0WA_Pos (24UL)
- #define MWU_NMIENCLR_PREGION0WA_Msk (0x1UL << MWU_NMIENCLR_PREGION0WA_Pos)
- #define MWU_NMIENCLR_PREGION0WA_Disabled (0UL)
- #define MWU_NMIENCLR_PREGION0WA_Enabled (1UL)
- #define MWU_NMIENCLR_PREGION0WA_Clear (1UL)
- #define MWU_NMIENCLR_REGION3RA_Pos (7UL)
- #define MWU_NMIENCLR_REGION3RA_Msk (0x1UL << MWU_NMIENCLR_REGION3RA_Pos)
- #define MWU_NMIENCLR_REGION3RA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION3RA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION3RA_Clear (1UL)
- #define MWU_NMIENCLR_REGION3WA_Pos (6UL)
- #define MWU_NMIENCLR_REGION3WA_Msk (0x1UL << MWU_NMIENCLR_REGION3WA_Pos)
- #define MWU_NMIENCLR_REGION3WA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION3WA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION3WA_Clear (1UL)
- #define MWU_NMIENCLR_REGION2RA_Pos (5UL)
- #define MWU_NMIENCLR_REGION2RA_Msk (0x1UL << MWU_NMIENCLR_REGION2RA_Pos)
- #define MWU_NMIENCLR_REGION2RA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION2RA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION2RA_Clear (1UL)
- #define MWU_NMIENCLR_REGION2WA_Pos (4UL)
- #define MWU_NMIENCLR_REGION2WA_Msk (0x1UL << MWU_NMIENCLR_REGION2WA_Pos)
- #define MWU_NMIENCLR_REGION2WA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION2WA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION2WA_Clear (1UL)
- #define MWU_NMIENCLR_REGION1RA_Pos (3UL)
- #define MWU_NMIENCLR_REGION1RA_Msk (0x1UL << MWU_NMIENCLR_REGION1RA_Pos)
- #define MWU_NMIENCLR_REGION1RA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION1RA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION1RA_Clear (1UL)
- #define MWU_NMIENCLR_REGION1WA_Pos (2UL)
- #define MWU_NMIENCLR_REGION1WA_Msk (0x1UL << MWU_NMIENCLR_REGION1WA_Pos)
- #define MWU_NMIENCLR_REGION1WA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION1WA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION1WA_Clear (1UL)
- #define MWU_NMIENCLR_REGION0RA_Pos (1UL)
- #define MWU_NMIENCLR_REGION0RA_Msk (0x1UL << MWU_NMIENCLR_REGION0RA_Pos)
- #define MWU_NMIENCLR_REGION0RA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION0RA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION0RA_Clear (1UL)
- #define MWU_NMIENCLR_REGION0WA_Pos (0UL)
- #define MWU_NMIENCLR_REGION0WA_Msk (0x1UL << MWU_NMIENCLR_REGION0WA_Pos)
- #define MWU_NMIENCLR_REGION0WA_Disabled (0UL)
- #define MWU_NMIENCLR_REGION0WA_Enabled (1UL)
- #define MWU_NMIENCLR_REGION0WA_Clear (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR31_Pos (31UL)
- #define MWU_PERREGION_SUBSTATWA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR31_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR31_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR31_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR30_Pos (30UL)
- #define MWU_PERREGION_SUBSTATWA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR30_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR30_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR30_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR29_Pos (29UL)
- #define MWU_PERREGION_SUBSTATWA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR29_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR29_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR29_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR28_Pos (28UL)
- #define MWU_PERREGION_SUBSTATWA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR28_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR28_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR28_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR27_Pos (27UL)
- #define MWU_PERREGION_SUBSTATWA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR27_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR27_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR27_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR26_Pos (26UL)
- #define MWU_PERREGION_SUBSTATWA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR26_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR26_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR26_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR25_Pos (25UL)
- #define MWU_PERREGION_SUBSTATWA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR25_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR25_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR25_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR24_Pos (24UL)
- #define MWU_PERREGION_SUBSTATWA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR24_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR24_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR24_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR23_Pos (23UL)
- #define MWU_PERREGION_SUBSTATWA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR23_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR23_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR23_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR22_Pos (22UL)
- #define MWU_PERREGION_SUBSTATWA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR22_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR22_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR22_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR21_Pos (21UL)
- #define MWU_PERREGION_SUBSTATWA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR21_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR21_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR21_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR20_Pos (20UL)
- #define MWU_PERREGION_SUBSTATWA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR20_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR20_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR20_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR19_Pos (19UL)
- #define MWU_PERREGION_SUBSTATWA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR19_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR19_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR19_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR18_Pos (18UL)
- #define MWU_PERREGION_SUBSTATWA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR18_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR18_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR18_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR17_Pos (17UL)
- #define MWU_PERREGION_SUBSTATWA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR17_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR17_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR17_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR16_Pos (16UL)
- #define MWU_PERREGION_SUBSTATWA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR16_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR16_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR16_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR15_Pos (15UL)
- #define MWU_PERREGION_SUBSTATWA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR15_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR15_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR15_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR14_Pos (14UL)
- #define MWU_PERREGION_SUBSTATWA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR14_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR14_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR14_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR13_Pos (13UL)
- #define MWU_PERREGION_SUBSTATWA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR13_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR13_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR13_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR12_Pos (12UL)
- #define MWU_PERREGION_SUBSTATWA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR12_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR12_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR12_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR11_Pos (11UL)
- #define MWU_PERREGION_SUBSTATWA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR11_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR11_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR11_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR10_Pos (10UL)
- #define MWU_PERREGION_SUBSTATWA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR10_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR10_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR10_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR9_Pos (9UL)
- #define MWU_PERREGION_SUBSTATWA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR9_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR9_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR9_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR8_Pos (8UL)
- #define MWU_PERREGION_SUBSTATWA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR8_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR8_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR8_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR7_Pos (7UL)
- #define MWU_PERREGION_SUBSTATWA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR7_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR7_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR7_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR6_Pos (6UL)
- #define MWU_PERREGION_SUBSTATWA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR6_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR6_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR6_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR5_Pos (5UL)
- #define MWU_PERREGION_SUBSTATWA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR5_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR5_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR5_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR4_Pos (4UL)
- #define MWU_PERREGION_SUBSTATWA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR4_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR4_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR4_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR3_Pos (3UL)
- #define MWU_PERREGION_SUBSTATWA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR3_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR3_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR3_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR2_Pos (2UL)
- #define MWU_PERREGION_SUBSTATWA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR2_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR2_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR2_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR1_Pos (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR1_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR1_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR1_Access (1UL)
- #define MWU_PERREGION_SUBSTATWA_SR0_Pos (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR0_Pos)
- #define MWU_PERREGION_SUBSTATWA_SR0_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATWA_SR0_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR31_Pos (31UL)
- #define MWU_PERREGION_SUBSTATRA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR31_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR31_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR31_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR30_Pos (30UL)
- #define MWU_PERREGION_SUBSTATRA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR30_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR30_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR30_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR29_Pos (29UL)
- #define MWU_PERREGION_SUBSTATRA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR29_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR29_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR29_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR28_Pos (28UL)
- #define MWU_PERREGION_SUBSTATRA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR28_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR28_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR28_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR27_Pos (27UL)
- #define MWU_PERREGION_SUBSTATRA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR27_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR27_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR27_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR26_Pos (26UL)
- #define MWU_PERREGION_SUBSTATRA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR26_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR26_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR26_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR25_Pos (25UL)
- #define MWU_PERREGION_SUBSTATRA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR25_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR25_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR25_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR24_Pos (24UL)
- #define MWU_PERREGION_SUBSTATRA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR24_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR24_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR24_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR23_Pos (23UL)
- #define MWU_PERREGION_SUBSTATRA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR23_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR23_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR23_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR22_Pos (22UL)
- #define MWU_PERREGION_SUBSTATRA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR22_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR22_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR22_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR21_Pos (21UL)
- #define MWU_PERREGION_SUBSTATRA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR21_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR21_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR21_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR20_Pos (20UL)
- #define MWU_PERREGION_SUBSTATRA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR20_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR20_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR20_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR19_Pos (19UL)
- #define MWU_PERREGION_SUBSTATRA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR19_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR19_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR19_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR18_Pos (18UL)
- #define MWU_PERREGION_SUBSTATRA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR18_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR18_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR18_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR17_Pos (17UL)
- #define MWU_PERREGION_SUBSTATRA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR17_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR17_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR17_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR16_Pos (16UL)
- #define MWU_PERREGION_SUBSTATRA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR16_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR16_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR16_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR15_Pos (15UL)
- #define MWU_PERREGION_SUBSTATRA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR15_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR15_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR15_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR14_Pos (14UL)
- #define MWU_PERREGION_SUBSTATRA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR14_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR14_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR14_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR13_Pos (13UL)
- #define MWU_PERREGION_SUBSTATRA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR13_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR13_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR13_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR12_Pos (12UL)
- #define MWU_PERREGION_SUBSTATRA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR12_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR12_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR12_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR11_Pos (11UL)
- #define MWU_PERREGION_SUBSTATRA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR11_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR11_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR11_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR10_Pos (10UL)
- #define MWU_PERREGION_SUBSTATRA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR10_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR10_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR10_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR9_Pos (9UL)
- #define MWU_PERREGION_SUBSTATRA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR9_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR9_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR9_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR8_Pos (8UL)
- #define MWU_PERREGION_SUBSTATRA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR8_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR8_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR8_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR7_Pos (7UL)
- #define MWU_PERREGION_SUBSTATRA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR7_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR7_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR7_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR6_Pos (6UL)
- #define MWU_PERREGION_SUBSTATRA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR6_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR6_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR6_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR5_Pos (5UL)
- #define MWU_PERREGION_SUBSTATRA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR5_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR5_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR5_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR4_Pos (4UL)
- #define MWU_PERREGION_SUBSTATRA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR4_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR4_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR4_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR3_Pos (3UL)
- #define MWU_PERREGION_SUBSTATRA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR3_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR3_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR3_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR2_Pos (2UL)
- #define MWU_PERREGION_SUBSTATRA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR2_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR2_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR2_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR1_Pos (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR1_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR1_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR1_Access (1UL)
- #define MWU_PERREGION_SUBSTATRA_SR0_Pos (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR0_Pos)
- #define MWU_PERREGION_SUBSTATRA_SR0_NoAccess (0UL)
- #define MWU_PERREGION_SUBSTATRA_SR0_Access (1UL)
- #define MWU_REGIONEN_PRGN1RA_Pos (27UL)
- #define MWU_REGIONEN_PRGN1RA_Msk (0x1UL << MWU_REGIONEN_PRGN1RA_Pos)
- #define MWU_REGIONEN_PRGN1RA_Disable (0UL)
- #define MWU_REGIONEN_PRGN1RA_Enable (1UL)
- #define MWU_REGIONEN_PRGN1WA_Pos (26UL)
- #define MWU_REGIONEN_PRGN1WA_Msk (0x1UL << MWU_REGIONEN_PRGN1WA_Pos)
- #define MWU_REGIONEN_PRGN1WA_Disable (0UL)
- #define MWU_REGIONEN_PRGN1WA_Enable (1UL)
- #define MWU_REGIONEN_PRGN0RA_Pos (25UL)
- #define MWU_REGIONEN_PRGN0RA_Msk (0x1UL << MWU_REGIONEN_PRGN0RA_Pos)
- #define MWU_REGIONEN_PRGN0RA_Disable (0UL)
- #define MWU_REGIONEN_PRGN0RA_Enable (1UL)
- #define MWU_REGIONEN_PRGN0WA_Pos (24UL)
- #define MWU_REGIONEN_PRGN0WA_Msk (0x1UL << MWU_REGIONEN_PRGN0WA_Pos)
- #define MWU_REGIONEN_PRGN0WA_Disable (0UL)
- #define MWU_REGIONEN_PRGN0WA_Enable (1UL)
- #define MWU_REGIONEN_RGN3RA_Pos (7UL)
- #define MWU_REGIONEN_RGN3RA_Msk (0x1UL << MWU_REGIONEN_RGN3RA_Pos)
- #define MWU_REGIONEN_RGN3RA_Disable (0UL)
- #define MWU_REGIONEN_RGN3RA_Enable (1UL)
- #define MWU_REGIONEN_RGN3WA_Pos (6UL)
- #define MWU_REGIONEN_RGN3WA_Msk (0x1UL << MWU_REGIONEN_RGN3WA_Pos)
- #define MWU_REGIONEN_RGN3WA_Disable (0UL)
- #define MWU_REGIONEN_RGN3WA_Enable (1UL)
- #define MWU_REGIONEN_RGN2RA_Pos (5UL)
- #define MWU_REGIONEN_RGN2RA_Msk (0x1UL << MWU_REGIONEN_RGN2RA_Pos)
- #define MWU_REGIONEN_RGN2RA_Disable (0UL)
- #define MWU_REGIONEN_RGN2RA_Enable (1UL)
- #define MWU_REGIONEN_RGN2WA_Pos (4UL)
- #define MWU_REGIONEN_RGN2WA_Msk (0x1UL << MWU_REGIONEN_RGN2WA_Pos)
- #define MWU_REGIONEN_RGN2WA_Disable (0UL)
- #define MWU_REGIONEN_RGN2WA_Enable (1UL)
- #define MWU_REGIONEN_RGN1RA_Pos (3UL)
- #define MWU_REGIONEN_RGN1RA_Msk (0x1UL << MWU_REGIONEN_RGN1RA_Pos)
- #define MWU_REGIONEN_RGN1RA_Disable (0UL)
- #define MWU_REGIONEN_RGN1RA_Enable (1UL)
- #define MWU_REGIONEN_RGN1WA_Pos (2UL)
- #define MWU_REGIONEN_RGN1WA_Msk (0x1UL << MWU_REGIONEN_RGN1WA_Pos)
- #define MWU_REGIONEN_RGN1WA_Disable (0UL)
- #define MWU_REGIONEN_RGN1WA_Enable (1UL)
- #define MWU_REGIONEN_RGN0RA_Pos (1UL)
- #define MWU_REGIONEN_RGN0RA_Msk (0x1UL << MWU_REGIONEN_RGN0RA_Pos)
- #define MWU_REGIONEN_RGN0RA_Disable (0UL)
- #define MWU_REGIONEN_RGN0RA_Enable (1UL)
- #define MWU_REGIONEN_RGN0WA_Pos (0UL)
- #define MWU_REGIONEN_RGN0WA_Msk (0x1UL << MWU_REGIONEN_RGN0WA_Pos)
- #define MWU_REGIONEN_RGN0WA_Disable (0UL)
- #define MWU_REGIONEN_RGN0WA_Enable (1UL)
- #define MWU_REGIONENSET_PRGN1RA_Pos (27UL)
- #define MWU_REGIONENSET_PRGN1RA_Msk (0x1UL << MWU_REGIONENSET_PRGN1RA_Pos)
- #define MWU_REGIONENSET_PRGN1RA_Disabled (0UL)
- #define MWU_REGIONENSET_PRGN1RA_Enabled (1UL)
- #define MWU_REGIONENSET_PRGN1RA_Set (1UL)
- #define MWU_REGIONENSET_PRGN1WA_Pos (26UL)
- #define MWU_REGIONENSET_PRGN1WA_Msk (0x1UL << MWU_REGIONENSET_PRGN1WA_Pos)
- #define MWU_REGIONENSET_PRGN1WA_Disabled (0UL)
- #define MWU_REGIONENSET_PRGN1WA_Enabled (1UL)
- #define MWU_REGIONENSET_PRGN1WA_Set (1UL)
- #define MWU_REGIONENSET_PRGN0RA_Pos (25UL)
- #define MWU_REGIONENSET_PRGN0RA_Msk (0x1UL << MWU_REGIONENSET_PRGN0RA_Pos)
- #define MWU_REGIONENSET_PRGN0RA_Disabled (0UL)
- #define MWU_REGIONENSET_PRGN0RA_Enabled (1UL)
- #define MWU_REGIONENSET_PRGN0RA_Set (1UL)
- #define MWU_REGIONENSET_PRGN0WA_Pos (24UL)
- #define MWU_REGIONENSET_PRGN0WA_Msk (0x1UL << MWU_REGIONENSET_PRGN0WA_Pos)
- #define MWU_REGIONENSET_PRGN0WA_Disabled (0UL)
- #define MWU_REGIONENSET_PRGN0WA_Enabled (1UL)
- #define MWU_REGIONENSET_PRGN0WA_Set (1UL)
- #define MWU_REGIONENSET_RGN3RA_Pos (7UL)
- #define MWU_REGIONENSET_RGN3RA_Msk (0x1UL << MWU_REGIONENSET_RGN3RA_Pos)
- #define MWU_REGIONENSET_RGN3RA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN3RA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN3RA_Set (1UL)
- #define MWU_REGIONENSET_RGN3WA_Pos (6UL)
- #define MWU_REGIONENSET_RGN3WA_Msk (0x1UL << MWU_REGIONENSET_RGN3WA_Pos)
- #define MWU_REGIONENSET_RGN3WA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN3WA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN3WA_Set (1UL)
- #define MWU_REGIONENSET_RGN2RA_Pos (5UL)
- #define MWU_REGIONENSET_RGN2RA_Msk (0x1UL << MWU_REGIONENSET_RGN2RA_Pos)
- #define MWU_REGIONENSET_RGN2RA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN2RA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN2RA_Set (1UL)
- #define MWU_REGIONENSET_RGN2WA_Pos (4UL)
- #define MWU_REGIONENSET_RGN2WA_Msk (0x1UL << MWU_REGIONENSET_RGN2WA_Pos)
- #define MWU_REGIONENSET_RGN2WA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN2WA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN2WA_Set (1UL)
- #define MWU_REGIONENSET_RGN1RA_Pos (3UL)
- #define MWU_REGIONENSET_RGN1RA_Msk (0x1UL << MWU_REGIONENSET_RGN1RA_Pos)
- #define MWU_REGIONENSET_RGN1RA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN1RA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN1RA_Set (1UL)
- #define MWU_REGIONENSET_RGN1WA_Pos (2UL)
- #define MWU_REGIONENSET_RGN1WA_Msk (0x1UL << MWU_REGIONENSET_RGN1WA_Pos)
- #define MWU_REGIONENSET_RGN1WA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN1WA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN1WA_Set (1UL)
- #define MWU_REGIONENSET_RGN0RA_Pos (1UL)
- #define MWU_REGIONENSET_RGN0RA_Msk (0x1UL << MWU_REGIONENSET_RGN0RA_Pos)
- #define MWU_REGIONENSET_RGN0RA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN0RA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN0RA_Set (1UL)
- #define MWU_REGIONENSET_RGN0WA_Pos (0UL)
- #define MWU_REGIONENSET_RGN0WA_Msk (0x1UL << MWU_REGIONENSET_RGN0WA_Pos)
- #define MWU_REGIONENSET_RGN0WA_Disabled (0UL)
- #define MWU_REGIONENSET_RGN0WA_Enabled (1UL)
- #define MWU_REGIONENSET_RGN0WA_Set (1UL)
- #define MWU_REGIONENCLR_PRGN1RA_Pos (27UL)
- #define MWU_REGIONENCLR_PRGN1RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1RA_Pos)
- #define MWU_REGIONENCLR_PRGN1RA_Disabled (0UL)
- #define MWU_REGIONENCLR_PRGN1RA_Enabled (1UL)
- #define MWU_REGIONENCLR_PRGN1RA_Clear (1UL)
- #define MWU_REGIONENCLR_PRGN1WA_Pos (26UL)
- #define MWU_REGIONENCLR_PRGN1WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1WA_Pos)
- #define MWU_REGIONENCLR_PRGN1WA_Disabled (0UL)
- #define MWU_REGIONENCLR_PRGN1WA_Enabled (1UL)
- #define MWU_REGIONENCLR_PRGN1WA_Clear (1UL)
- #define MWU_REGIONENCLR_PRGN0RA_Pos (25UL)
- #define MWU_REGIONENCLR_PRGN0RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0RA_Pos)
- #define MWU_REGIONENCLR_PRGN0RA_Disabled (0UL)
- #define MWU_REGIONENCLR_PRGN0RA_Enabled (1UL)
- #define MWU_REGIONENCLR_PRGN0RA_Clear (1UL)
- #define MWU_REGIONENCLR_PRGN0WA_Pos (24UL)
- #define MWU_REGIONENCLR_PRGN0WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0WA_Pos)
- #define MWU_REGIONENCLR_PRGN0WA_Disabled (0UL)
- #define MWU_REGIONENCLR_PRGN0WA_Enabled (1UL)
- #define MWU_REGIONENCLR_PRGN0WA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN3RA_Pos (7UL)
- #define MWU_REGIONENCLR_RGN3RA_Msk (0x1UL << MWU_REGIONENCLR_RGN3RA_Pos)
- #define MWU_REGIONENCLR_RGN3RA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN3RA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN3RA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN3WA_Pos (6UL)
- #define MWU_REGIONENCLR_RGN3WA_Msk (0x1UL << MWU_REGIONENCLR_RGN3WA_Pos)
- #define MWU_REGIONENCLR_RGN3WA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN3WA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN3WA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN2RA_Pos (5UL)
- #define MWU_REGIONENCLR_RGN2RA_Msk (0x1UL << MWU_REGIONENCLR_RGN2RA_Pos)
- #define MWU_REGIONENCLR_RGN2RA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN2RA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN2RA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN2WA_Pos (4UL)
- #define MWU_REGIONENCLR_RGN2WA_Msk (0x1UL << MWU_REGIONENCLR_RGN2WA_Pos)
- #define MWU_REGIONENCLR_RGN2WA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN2WA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN2WA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN1RA_Pos (3UL)
- #define MWU_REGIONENCLR_RGN1RA_Msk (0x1UL << MWU_REGIONENCLR_RGN1RA_Pos)
- #define MWU_REGIONENCLR_RGN1RA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN1RA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN1RA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN1WA_Pos (2UL)
- #define MWU_REGIONENCLR_RGN1WA_Msk (0x1UL << MWU_REGIONENCLR_RGN1WA_Pos)
- #define MWU_REGIONENCLR_RGN1WA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN1WA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN1WA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN0RA_Pos (1UL)
- #define MWU_REGIONENCLR_RGN0RA_Msk (0x1UL << MWU_REGIONENCLR_RGN0RA_Pos)
- #define MWU_REGIONENCLR_RGN0RA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN0RA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN0RA_Clear (1UL)
- #define MWU_REGIONENCLR_RGN0WA_Pos (0UL)
- #define MWU_REGIONENCLR_RGN0WA_Msk (0x1UL << MWU_REGIONENCLR_RGN0WA_Pos)
- #define MWU_REGIONENCLR_RGN0WA_Disabled (0UL)
- #define MWU_REGIONENCLR_RGN0WA_Enabled (1UL)
- #define MWU_REGIONENCLR_RGN0WA_Clear (1UL)
- #define MWU_REGION_START_START_Pos (0UL)
- #define MWU_REGION_START_START_Msk (0xFFFFFFFFUL << MWU_REGION_START_START_Pos)
- #define MWU_REGION_END_END_Pos (0UL)
- #define MWU_REGION_END_END_Msk (0xFFFFFFFFUL << MWU_REGION_END_END_Pos)
- #define MWU_PREGION_START_START_Pos (0UL)
- #define MWU_PREGION_START_START_Msk (0xFFFFFFFFUL << MWU_PREGION_START_START_Pos)
- #define MWU_PREGION_END_END_Pos (0UL)
- #define MWU_PREGION_END_END_Msk (0xFFFFFFFFUL << MWU_PREGION_END_END_Pos)
- #define MWU_PREGION_SUBS_SR31_Pos (31UL)
- #define MWU_PREGION_SUBS_SR31_Msk (0x1UL << MWU_PREGION_SUBS_SR31_Pos)
- #define MWU_PREGION_SUBS_SR31_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR31_Include (1UL)
- #define MWU_PREGION_SUBS_SR30_Pos (30UL)
- #define MWU_PREGION_SUBS_SR30_Msk (0x1UL << MWU_PREGION_SUBS_SR30_Pos)
- #define MWU_PREGION_SUBS_SR30_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR30_Include (1UL)
- #define MWU_PREGION_SUBS_SR29_Pos (29UL)
- #define MWU_PREGION_SUBS_SR29_Msk (0x1UL << MWU_PREGION_SUBS_SR29_Pos)
- #define MWU_PREGION_SUBS_SR29_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR29_Include (1UL)
- #define MWU_PREGION_SUBS_SR28_Pos (28UL)
- #define MWU_PREGION_SUBS_SR28_Msk (0x1UL << MWU_PREGION_SUBS_SR28_Pos)
- #define MWU_PREGION_SUBS_SR28_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR28_Include (1UL)
- #define MWU_PREGION_SUBS_SR27_Pos (27UL)
- #define MWU_PREGION_SUBS_SR27_Msk (0x1UL << MWU_PREGION_SUBS_SR27_Pos)
- #define MWU_PREGION_SUBS_SR27_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR27_Include (1UL)
- #define MWU_PREGION_SUBS_SR26_Pos (26UL)
- #define MWU_PREGION_SUBS_SR26_Msk (0x1UL << MWU_PREGION_SUBS_SR26_Pos)
- #define MWU_PREGION_SUBS_SR26_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR26_Include (1UL)
- #define MWU_PREGION_SUBS_SR25_Pos (25UL)
- #define MWU_PREGION_SUBS_SR25_Msk (0x1UL << MWU_PREGION_SUBS_SR25_Pos)
- #define MWU_PREGION_SUBS_SR25_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR25_Include (1UL)
- #define MWU_PREGION_SUBS_SR24_Pos (24UL)
- #define MWU_PREGION_SUBS_SR24_Msk (0x1UL << MWU_PREGION_SUBS_SR24_Pos)
- #define MWU_PREGION_SUBS_SR24_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR24_Include (1UL)
- #define MWU_PREGION_SUBS_SR23_Pos (23UL)
- #define MWU_PREGION_SUBS_SR23_Msk (0x1UL << MWU_PREGION_SUBS_SR23_Pos)
- #define MWU_PREGION_SUBS_SR23_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR23_Include (1UL)
- #define MWU_PREGION_SUBS_SR22_Pos (22UL)
- #define MWU_PREGION_SUBS_SR22_Msk (0x1UL << MWU_PREGION_SUBS_SR22_Pos)
- #define MWU_PREGION_SUBS_SR22_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR22_Include (1UL)
- #define MWU_PREGION_SUBS_SR21_Pos (21UL)
- #define MWU_PREGION_SUBS_SR21_Msk (0x1UL << MWU_PREGION_SUBS_SR21_Pos)
- #define MWU_PREGION_SUBS_SR21_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR21_Include (1UL)
- #define MWU_PREGION_SUBS_SR20_Pos (20UL)
- #define MWU_PREGION_SUBS_SR20_Msk (0x1UL << MWU_PREGION_SUBS_SR20_Pos)
- #define MWU_PREGION_SUBS_SR20_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR20_Include (1UL)
- #define MWU_PREGION_SUBS_SR19_Pos (19UL)
- #define MWU_PREGION_SUBS_SR19_Msk (0x1UL << MWU_PREGION_SUBS_SR19_Pos)
- #define MWU_PREGION_SUBS_SR19_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR19_Include (1UL)
- #define MWU_PREGION_SUBS_SR18_Pos (18UL)
- #define MWU_PREGION_SUBS_SR18_Msk (0x1UL << MWU_PREGION_SUBS_SR18_Pos)
- #define MWU_PREGION_SUBS_SR18_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR18_Include (1UL)
- #define MWU_PREGION_SUBS_SR17_Pos (17UL)
- #define MWU_PREGION_SUBS_SR17_Msk (0x1UL << MWU_PREGION_SUBS_SR17_Pos)
- #define MWU_PREGION_SUBS_SR17_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR17_Include (1UL)
- #define MWU_PREGION_SUBS_SR16_Pos (16UL)
- #define MWU_PREGION_SUBS_SR16_Msk (0x1UL << MWU_PREGION_SUBS_SR16_Pos)
- #define MWU_PREGION_SUBS_SR16_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR16_Include (1UL)
- #define MWU_PREGION_SUBS_SR15_Pos (15UL)
- #define MWU_PREGION_SUBS_SR15_Msk (0x1UL << MWU_PREGION_SUBS_SR15_Pos)
- #define MWU_PREGION_SUBS_SR15_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR15_Include (1UL)
- #define MWU_PREGION_SUBS_SR14_Pos (14UL)
- #define MWU_PREGION_SUBS_SR14_Msk (0x1UL << MWU_PREGION_SUBS_SR14_Pos)
- #define MWU_PREGION_SUBS_SR14_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR14_Include (1UL)
- #define MWU_PREGION_SUBS_SR13_Pos (13UL)
- #define MWU_PREGION_SUBS_SR13_Msk (0x1UL << MWU_PREGION_SUBS_SR13_Pos)
- #define MWU_PREGION_SUBS_SR13_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR13_Include (1UL)
- #define MWU_PREGION_SUBS_SR12_Pos (12UL)
- #define MWU_PREGION_SUBS_SR12_Msk (0x1UL << MWU_PREGION_SUBS_SR12_Pos)
- #define MWU_PREGION_SUBS_SR12_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR12_Include (1UL)
- #define MWU_PREGION_SUBS_SR11_Pos (11UL)
- #define MWU_PREGION_SUBS_SR11_Msk (0x1UL << MWU_PREGION_SUBS_SR11_Pos)
- #define MWU_PREGION_SUBS_SR11_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR11_Include (1UL)
- #define MWU_PREGION_SUBS_SR10_Pos (10UL)
- #define MWU_PREGION_SUBS_SR10_Msk (0x1UL << MWU_PREGION_SUBS_SR10_Pos)
- #define MWU_PREGION_SUBS_SR10_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR10_Include (1UL)
- #define MWU_PREGION_SUBS_SR9_Pos (9UL)
- #define MWU_PREGION_SUBS_SR9_Msk (0x1UL << MWU_PREGION_SUBS_SR9_Pos)
- #define MWU_PREGION_SUBS_SR9_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR9_Include (1UL)
- #define MWU_PREGION_SUBS_SR8_Pos (8UL)
- #define MWU_PREGION_SUBS_SR8_Msk (0x1UL << MWU_PREGION_SUBS_SR8_Pos)
- #define MWU_PREGION_SUBS_SR8_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR8_Include (1UL)
- #define MWU_PREGION_SUBS_SR7_Pos (7UL)
- #define MWU_PREGION_SUBS_SR7_Msk (0x1UL << MWU_PREGION_SUBS_SR7_Pos)
- #define MWU_PREGION_SUBS_SR7_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR7_Include (1UL)
- #define MWU_PREGION_SUBS_SR6_Pos (6UL)
- #define MWU_PREGION_SUBS_SR6_Msk (0x1UL << MWU_PREGION_SUBS_SR6_Pos)
- #define MWU_PREGION_SUBS_SR6_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR6_Include (1UL)
- #define MWU_PREGION_SUBS_SR5_Pos (5UL)
- #define MWU_PREGION_SUBS_SR5_Msk (0x1UL << MWU_PREGION_SUBS_SR5_Pos)
- #define MWU_PREGION_SUBS_SR5_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR5_Include (1UL)
- #define MWU_PREGION_SUBS_SR4_Pos (4UL)
- #define MWU_PREGION_SUBS_SR4_Msk (0x1UL << MWU_PREGION_SUBS_SR4_Pos)
- #define MWU_PREGION_SUBS_SR4_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR4_Include (1UL)
- #define MWU_PREGION_SUBS_SR3_Pos (3UL)
- #define MWU_PREGION_SUBS_SR3_Msk (0x1UL << MWU_PREGION_SUBS_SR3_Pos)
- #define MWU_PREGION_SUBS_SR3_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR3_Include (1UL)
- #define MWU_PREGION_SUBS_SR2_Pos (2UL)
- #define MWU_PREGION_SUBS_SR2_Msk (0x1UL << MWU_PREGION_SUBS_SR2_Pos)
- #define MWU_PREGION_SUBS_SR2_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR2_Include (1UL)
- #define MWU_PREGION_SUBS_SR1_Pos (1UL)
- #define MWU_PREGION_SUBS_SR1_Msk (0x1UL << MWU_PREGION_SUBS_SR1_Pos)
- #define MWU_PREGION_SUBS_SR1_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR1_Include (1UL)
- #define MWU_PREGION_SUBS_SR0_Pos (0UL)
- #define MWU_PREGION_SUBS_SR0_Msk (0x1UL << MWU_PREGION_SUBS_SR0_Pos)
- #define MWU_PREGION_SUBS_SR0_Exclude (0UL)
- #define MWU_PREGION_SUBS_SR0_Include (1UL)
- #define NFCT_SHORTS_FIELDLOST_SENSE_Pos (1UL)
- #define NFCT_SHORTS_FIELDLOST_SENSE_Msk (0x1UL << NFCT_SHORTS_FIELDLOST_SENSE_Pos)
- #define NFCT_SHORTS_FIELDLOST_SENSE_Disabled (0UL)
- #define NFCT_SHORTS_FIELDLOST_SENSE_Enabled (1UL)
- #define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos (0UL)
- #define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk (0x1UL << NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos)
- #define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled (0UL)
- #define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled (1UL)
- #define NFCT_INTEN_STARTED_Pos (20UL)
- #define NFCT_INTEN_STARTED_Msk (0x1UL << NFCT_INTEN_STARTED_Pos)
- #define NFCT_INTEN_STARTED_Disabled (0UL)
- #define NFCT_INTEN_STARTED_Enabled (1UL)
- #define NFCT_INTEN_SELECTED_Pos (19UL)
- #define NFCT_INTEN_SELECTED_Msk (0x1UL << NFCT_INTEN_SELECTED_Pos)
- #define NFCT_INTEN_SELECTED_Disabled (0UL)
- #define NFCT_INTEN_SELECTED_Enabled (1UL)
- #define NFCT_INTEN_COLLISION_Pos (18UL)
- #define NFCT_INTEN_COLLISION_Msk (0x1UL << NFCT_INTEN_COLLISION_Pos)
- #define NFCT_INTEN_COLLISION_Disabled (0UL)
- #define NFCT_INTEN_COLLISION_Enabled (1UL)
- #define NFCT_INTEN_AUTOCOLRESSTARTED_Pos (14UL)
- #define NFCT_INTEN_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTEN_AUTOCOLRESSTARTED_Pos)
- #define NFCT_INTEN_AUTOCOLRESSTARTED_Disabled (0UL)
- #define NFCT_INTEN_AUTOCOLRESSTARTED_Enabled (1UL)
- #define NFCT_INTEN_ENDTX_Pos (12UL)
- #define NFCT_INTEN_ENDTX_Msk (0x1UL << NFCT_INTEN_ENDTX_Pos)
- #define NFCT_INTEN_ENDTX_Disabled (0UL)
- #define NFCT_INTEN_ENDTX_Enabled (1UL)
- #define NFCT_INTEN_ENDRX_Pos (11UL)
- #define NFCT_INTEN_ENDRX_Msk (0x1UL << NFCT_INTEN_ENDRX_Pos)
- #define NFCT_INTEN_ENDRX_Disabled (0UL)
- #define NFCT_INTEN_ENDRX_Enabled (1UL)
- #define NFCT_INTEN_RXERROR_Pos (10UL)
- #define NFCT_INTEN_RXERROR_Msk (0x1UL << NFCT_INTEN_RXERROR_Pos)
- #define NFCT_INTEN_RXERROR_Disabled (0UL)
- #define NFCT_INTEN_RXERROR_Enabled (1UL)
- #define NFCT_INTEN_ERROR_Pos (7UL)
- #define NFCT_INTEN_ERROR_Msk (0x1UL << NFCT_INTEN_ERROR_Pos)
- #define NFCT_INTEN_ERROR_Disabled (0UL)
- #define NFCT_INTEN_ERROR_Enabled (1UL)
- #define NFCT_INTEN_RXFRAMEEND_Pos (6UL)
- #define NFCT_INTEN_RXFRAMEEND_Msk (0x1UL << NFCT_INTEN_RXFRAMEEND_Pos)
- #define NFCT_INTEN_RXFRAMEEND_Disabled (0UL)
- #define NFCT_INTEN_RXFRAMEEND_Enabled (1UL)
- #define NFCT_INTEN_RXFRAMESTART_Pos (5UL)
- #define NFCT_INTEN_RXFRAMESTART_Msk (0x1UL << NFCT_INTEN_RXFRAMESTART_Pos)
- #define NFCT_INTEN_RXFRAMESTART_Disabled (0UL)
- #define NFCT_INTEN_RXFRAMESTART_Enabled (1UL)
- #define NFCT_INTEN_TXFRAMEEND_Pos (4UL)
- #define NFCT_INTEN_TXFRAMEEND_Msk (0x1UL << NFCT_INTEN_TXFRAMEEND_Pos)
- #define NFCT_INTEN_TXFRAMEEND_Disabled (0UL)
- #define NFCT_INTEN_TXFRAMEEND_Enabled (1UL)
- #define NFCT_INTEN_TXFRAMESTART_Pos (3UL)
- #define NFCT_INTEN_TXFRAMESTART_Msk (0x1UL << NFCT_INTEN_TXFRAMESTART_Pos)
- #define NFCT_INTEN_TXFRAMESTART_Disabled (0UL)
- #define NFCT_INTEN_TXFRAMESTART_Enabled (1UL)
- #define NFCT_INTEN_FIELDLOST_Pos (2UL)
- #define NFCT_INTEN_FIELDLOST_Msk (0x1UL << NFCT_INTEN_FIELDLOST_Pos)
- #define NFCT_INTEN_FIELDLOST_Disabled (0UL)
- #define NFCT_INTEN_FIELDLOST_Enabled (1UL)
- #define NFCT_INTEN_FIELDDETECTED_Pos (1UL)
- #define NFCT_INTEN_FIELDDETECTED_Msk (0x1UL << NFCT_INTEN_FIELDDETECTED_Pos)
- #define NFCT_INTEN_FIELDDETECTED_Disabled (0UL)
- #define NFCT_INTEN_FIELDDETECTED_Enabled (1UL)
- #define NFCT_INTEN_READY_Pos (0UL)
- #define NFCT_INTEN_READY_Msk (0x1UL << NFCT_INTEN_READY_Pos)
- #define NFCT_INTEN_READY_Disabled (0UL)
- #define NFCT_INTEN_READY_Enabled (1UL)
- #define NFCT_INTENSET_STARTED_Pos (20UL)
- #define NFCT_INTENSET_STARTED_Msk (0x1UL << NFCT_INTENSET_STARTED_Pos)
- #define NFCT_INTENSET_STARTED_Disabled (0UL)
- #define NFCT_INTENSET_STARTED_Enabled (1UL)
- #define NFCT_INTENSET_STARTED_Set (1UL)
- #define NFCT_INTENSET_SELECTED_Pos (19UL)
- #define NFCT_INTENSET_SELECTED_Msk (0x1UL << NFCT_INTENSET_SELECTED_Pos)
- #define NFCT_INTENSET_SELECTED_Disabled (0UL)
- #define NFCT_INTENSET_SELECTED_Enabled (1UL)
- #define NFCT_INTENSET_SELECTED_Set (1UL)
- #define NFCT_INTENSET_COLLISION_Pos (18UL)
- #define NFCT_INTENSET_COLLISION_Msk (0x1UL << NFCT_INTENSET_COLLISION_Pos)
- #define NFCT_INTENSET_COLLISION_Disabled (0UL)
- #define NFCT_INTENSET_COLLISION_Enabled (1UL)
- #define NFCT_INTENSET_COLLISION_Set (1UL)
- #define NFCT_INTENSET_AUTOCOLRESSTARTED_Pos (14UL)
- #define NFCT_INTENSET_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENSET_AUTOCOLRESSTARTED_Pos)
- #define NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled (0UL)
- #define NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled (1UL)
- #define NFCT_INTENSET_AUTOCOLRESSTARTED_Set (1UL)
- #define NFCT_INTENSET_ENDTX_Pos (12UL)
- #define NFCT_INTENSET_ENDTX_Msk (0x1UL << NFCT_INTENSET_ENDTX_Pos)
- #define NFCT_INTENSET_ENDTX_Disabled (0UL)
- #define NFCT_INTENSET_ENDTX_Enabled (1UL)
- #define NFCT_INTENSET_ENDTX_Set (1UL)
- #define NFCT_INTENSET_ENDRX_Pos (11UL)
- #define NFCT_INTENSET_ENDRX_Msk (0x1UL << NFCT_INTENSET_ENDRX_Pos)
- #define NFCT_INTENSET_ENDRX_Disabled (0UL)
- #define NFCT_INTENSET_ENDRX_Enabled (1UL)
- #define NFCT_INTENSET_ENDRX_Set (1UL)
- #define NFCT_INTENSET_RXERROR_Pos (10UL)
- #define NFCT_INTENSET_RXERROR_Msk (0x1UL << NFCT_INTENSET_RXERROR_Pos)
- #define NFCT_INTENSET_RXERROR_Disabled (0UL)
- #define NFCT_INTENSET_RXERROR_Enabled (1UL)
- #define NFCT_INTENSET_RXERROR_Set (1UL)
- #define NFCT_INTENSET_ERROR_Pos (7UL)
- #define NFCT_INTENSET_ERROR_Msk (0x1UL << NFCT_INTENSET_ERROR_Pos)
- #define NFCT_INTENSET_ERROR_Disabled (0UL)
- #define NFCT_INTENSET_ERROR_Enabled (1UL)
- #define NFCT_INTENSET_ERROR_Set (1UL)
- #define NFCT_INTENSET_RXFRAMEEND_Pos (6UL)
- #define NFCT_INTENSET_RXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_RXFRAMEEND_Pos)
- #define NFCT_INTENSET_RXFRAMEEND_Disabled (0UL)
- #define NFCT_INTENSET_RXFRAMEEND_Enabled (1UL)
- #define NFCT_INTENSET_RXFRAMEEND_Set (1UL)
- #define NFCT_INTENSET_RXFRAMESTART_Pos (5UL)
- #define NFCT_INTENSET_RXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_RXFRAMESTART_Pos)
- #define NFCT_INTENSET_RXFRAMESTART_Disabled (0UL)
- #define NFCT_INTENSET_RXFRAMESTART_Enabled (1UL)
- #define NFCT_INTENSET_RXFRAMESTART_Set (1UL)
- #define NFCT_INTENSET_TXFRAMEEND_Pos (4UL)
- #define NFCT_INTENSET_TXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_TXFRAMEEND_Pos)
- #define NFCT_INTENSET_TXFRAMEEND_Disabled (0UL)
- #define NFCT_INTENSET_TXFRAMEEND_Enabled (1UL)
- #define NFCT_INTENSET_TXFRAMEEND_Set (1UL)
- #define NFCT_INTENSET_TXFRAMESTART_Pos (3UL)
- #define NFCT_INTENSET_TXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_TXFRAMESTART_Pos)
- #define NFCT_INTENSET_TXFRAMESTART_Disabled (0UL)
- #define NFCT_INTENSET_TXFRAMESTART_Enabled (1UL)
- #define NFCT_INTENSET_TXFRAMESTART_Set (1UL)
- #define NFCT_INTENSET_FIELDLOST_Pos (2UL)
- #define NFCT_INTENSET_FIELDLOST_Msk (0x1UL << NFCT_INTENSET_FIELDLOST_Pos)
- #define NFCT_INTENSET_FIELDLOST_Disabled (0UL)
- #define NFCT_INTENSET_FIELDLOST_Enabled (1UL)
- #define NFCT_INTENSET_FIELDLOST_Set (1UL)
- #define NFCT_INTENSET_FIELDDETECTED_Pos (1UL)
- #define NFCT_INTENSET_FIELDDETECTED_Msk (0x1UL << NFCT_INTENSET_FIELDDETECTED_Pos)
- #define NFCT_INTENSET_FIELDDETECTED_Disabled (0UL)
- #define NFCT_INTENSET_FIELDDETECTED_Enabled (1UL)
- #define NFCT_INTENSET_FIELDDETECTED_Set (1UL)
- #define NFCT_INTENSET_READY_Pos (0UL)
- #define NFCT_INTENSET_READY_Msk (0x1UL << NFCT_INTENSET_READY_Pos)
- #define NFCT_INTENSET_READY_Disabled (0UL)
- #define NFCT_INTENSET_READY_Enabled (1UL)
- #define NFCT_INTENSET_READY_Set (1UL)
- #define NFCT_INTENCLR_STARTED_Pos (20UL)
- #define NFCT_INTENCLR_STARTED_Msk (0x1UL << NFCT_INTENCLR_STARTED_Pos)
- #define NFCT_INTENCLR_STARTED_Disabled (0UL)
- #define NFCT_INTENCLR_STARTED_Enabled (1UL)
- #define NFCT_INTENCLR_STARTED_Clear (1UL)
- #define NFCT_INTENCLR_SELECTED_Pos (19UL)
- #define NFCT_INTENCLR_SELECTED_Msk (0x1UL << NFCT_INTENCLR_SELECTED_Pos)
- #define NFCT_INTENCLR_SELECTED_Disabled (0UL)
- #define NFCT_INTENCLR_SELECTED_Enabled (1UL)
- #define NFCT_INTENCLR_SELECTED_Clear (1UL)
- #define NFCT_INTENCLR_COLLISION_Pos (18UL)
- #define NFCT_INTENCLR_COLLISION_Msk (0x1UL << NFCT_INTENCLR_COLLISION_Pos)
- #define NFCT_INTENCLR_COLLISION_Disabled (0UL)
- #define NFCT_INTENCLR_COLLISION_Enabled (1UL)
- #define NFCT_INTENCLR_COLLISION_Clear (1UL)
- #define NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos (14UL)
- #define NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos)
- #define NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled (0UL)
- #define NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled (1UL)
- #define NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear (1UL)
- #define NFCT_INTENCLR_ENDTX_Pos (12UL)
- #define NFCT_INTENCLR_ENDTX_Msk (0x1UL << NFCT_INTENCLR_ENDTX_Pos)
- #define NFCT_INTENCLR_ENDTX_Disabled (0UL)
- #define NFCT_INTENCLR_ENDTX_Enabled (1UL)
- #define NFCT_INTENCLR_ENDTX_Clear (1UL)
- #define NFCT_INTENCLR_ENDRX_Pos (11UL)
- #define NFCT_INTENCLR_ENDRX_Msk (0x1UL << NFCT_INTENCLR_ENDRX_Pos)
- #define NFCT_INTENCLR_ENDRX_Disabled (0UL)
- #define NFCT_INTENCLR_ENDRX_Enabled (1UL)
- #define NFCT_INTENCLR_ENDRX_Clear (1UL)
- #define NFCT_INTENCLR_RXERROR_Pos (10UL)
- #define NFCT_INTENCLR_RXERROR_Msk (0x1UL << NFCT_INTENCLR_RXERROR_Pos)
- #define NFCT_INTENCLR_RXERROR_Disabled (0UL)
- #define NFCT_INTENCLR_RXERROR_Enabled (1UL)
- #define NFCT_INTENCLR_RXERROR_Clear (1UL)
- #define NFCT_INTENCLR_ERROR_Pos (7UL)
- #define NFCT_INTENCLR_ERROR_Msk (0x1UL << NFCT_INTENCLR_ERROR_Pos)
- #define NFCT_INTENCLR_ERROR_Disabled (0UL)
- #define NFCT_INTENCLR_ERROR_Enabled (1UL)
- #define NFCT_INTENCLR_ERROR_Clear (1UL)
- #define NFCT_INTENCLR_RXFRAMEEND_Pos (6UL)
- #define NFCT_INTENCLR_RXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_RXFRAMEEND_Pos)
- #define NFCT_INTENCLR_RXFRAMEEND_Disabled (0UL)
- #define NFCT_INTENCLR_RXFRAMEEND_Enabled (1UL)
- #define NFCT_INTENCLR_RXFRAMEEND_Clear (1UL)
- #define NFCT_INTENCLR_RXFRAMESTART_Pos (5UL)
- #define NFCT_INTENCLR_RXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_RXFRAMESTART_Pos)
- #define NFCT_INTENCLR_RXFRAMESTART_Disabled (0UL)
- #define NFCT_INTENCLR_RXFRAMESTART_Enabled (1UL)
- #define NFCT_INTENCLR_RXFRAMESTART_Clear (1UL)
- #define NFCT_INTENCLR_TXFRAMEEND_Pos (4UL)
- #define NFCT_INTENCLR_TXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_TXFRAMEEND_Pos)
- #define NFCT_INTENCLR_TXFRAMEEND_Disabled (0UL)
- #define NFCT_INTENCLR_TXFRAMEEND_Enabled (1UL)
- #define NFCT_INTENCLR_TXFRAMEEND_Clear (1UL)
- #define NFCT_INTENCLR_TXFRAMESTART_Pos (3UL)
- #define NFCT_INTENCLR_TXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_TXFRAMESTART_Pos)
- #define NFCT_INTENCLR_TXFRAMESTART_Disabled (0UL)
- #define NFCT_INTENCLR_TXFRAMESTART_Enabled (1UL)
- #define NFCT_INTENCLR_TXFRAMESTART_Clear (1UL)
- #define NFCT_INTENCLR_FIELDLOST_Pos (2UL)
- #define NFCT_INTENCLR_FIELDLOST_Msk (0x1UL << NFCT_INTENCLR_FIELDLOST_Pos)
- #define NFCT_INTENCLR_FIELDLOST_Disabled (0UL)
- #define NFCT_INTENCLR_FIELDLOST_Enabled (1UL)
- #define NFCT_INTENCLR_FIELDLOST_Clear (1UL)
- #define NFCT_INTENCLR_FIELDDETECTED_Pos (1UL)
- #define NFCT_INTENCLR_FIELDDETECTED_Msk (0x1UL << NFCT_INTENCLR_FIELDDETECTED_Pos)
- #define NFCT_INTENCLR_FIELDDETECTED_Disabled (0UL)
- #define NFCT_INTENCLR_FIELDDETECTED_Enabled (1UL)
- #define NFCT_INTENCLR_FIELDDETECTED_Clear (1UL)
- #define NFCT_INTENCLR_READY_Pos (0UL)
- #define NFCT_INTENCLR_READY_Msk (0x1UL << NFCT_INTENCLR_READY_Pos)
- #define NFCT_INTENCLR_READY_Disabled (0UL)
- #define NFCT_INTENCLR_READY_Enabled (1UL)
- #define NFCT_INTENCLR_READY_Clear (1UL)
- #define NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos (3UL)
- #define NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos)
- #define NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos (2UL)
- #define NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos)
- #define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos (0UL)
- #define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk (0x1UL << NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos)
- #define NFCT_FRAMESTATUS_RX_OVERRUN_Pos (3UL)
- #define NFCT_FRAMESTATUS_RX_OVERRUN_Msk (0x1UL << NFCT_FRAMESTATUS_RX_OVERRUN_Pos)
- #define NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun (0UL)
- #define NFCT_FRAMESTATUS_RX_OVERRUN_Overrun (1UL)
- #define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos (2UL)
- #define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk (0x1UL << NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos)
- #define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK (0UL)
- #define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError (1UL)
- #define NFCT_FRAMESTATUS_RX_CRCERROR_Pos (0UL)
- #define NFCT_FRAMESTATUS_RX_CRCERROR_Msk (0x1UL << NFCT_FRAMESTATUS_RX_CRCERROR_Pos)
- #define NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect (0UL)
- #define NFCT_FRAMESTATUS_RX_CRCERROR_CRCError (1UL)
- #define NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos (0UL)
- #define NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Msk (0x3FUL << NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos)
- #define NFCT_FIELDPRESENT_LOCKDETECT_Pos (1UL)
- #define NFCT_FIELDPRESENT_LOCKDETECT_Msk (0x1UL << NFCT_FIELDPRESENT_LOCKDETECT_Pos)
- #define NFCT_FIELDPRESENT_LOCKDETECT_NotLocked (0UL)
- #define NFCT_FIELDPRESENT_LOCKDETECT_Locked (1UL)
- #define NFCT_FIELDPRESENT_FIELDPRESENT_Pos (0UL)
- #define NFCT_FIELDPRESENT_FIELDPRESENT_Msk (0x1UL << NFCT_FIELDPRESENT_FIELDPRESENT_Pos)
- #define NFCT_FIELDPRESENT_FIELDPRESENT_NoField (0UL)
- #define NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent (1UL)
- #define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos (0UL)
- #define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk (0xFFFFUL << NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos)
- #define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos (0UL)
- #define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk (0xFFFFUL << NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos)
- #define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos (0UL)
- #define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk (0x3UL << NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos)
- #define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun (0UL)
- #define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window (1UL)
- #define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal (2UL)
- #define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid (3UL)
- #define NFCT_PACKETPTR_PTR_Pos (0UL)
- #define NFCT_PACKETPTR_PTR_Msk (0xFFFFFFFFUL << NFCT_PACKETPTR_PTR_Pos)
- #define NFCT_MAXLEN_MAXLEN_Pos (0UL)
- #define NFCT_MAXLEN_MAXLEN_Msk (0x1FFUL << NFCT_MAXLEN_MAXLEN_Pos)
- #define NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos (4UL)
- #define NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos)
- #define NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX (0UL)
- #define NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX (1UL)
- #define NFCT_TXD_FRAMECONFIG_SOF_Pos (2UL)
- #define NFCT_TXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_SOF_Pos)
- #define NFCT_TXD_FRAMECONFIG_SOF_NoSoF (0UL)
- #define NFCT_TXD_FRAMECONFIG_SOF_SoF (1UL)
- #define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos (1UL)
- #define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos)
- #define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd (0UL)
- #define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart (1UL)
- #define NFCT_TXD_FRAMECONFIG_PARITY_Pos (0UL)
- #define NFCT_TXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_PARITY_Pos)
- #define NFCT_TXD_FRAMECONFIG_PARITY_NoParity (0UL)
- #define NFCT_TXD_FRAMECONFIG_PARITY_Parity (1UL)
- #define NFCT_TXD_AMOUNT_TXDATABYTES_Pos (3UL)
- #define NFCT_TXD_AMOUNT_TXDATABYTES_Msk (0x1FFUL << NFCT_TXD_AMOUNT_TXDATABYTES_Pos)
- #define NFCT_TXD_AMOUNT_TXDATABITS_Pos (0UL)
- #define NFCT_TXD_AMOUNT_TXDATABITS_Msk (0x7UL << NFCT_TXD_AMOUNT_TXDATABITS_Pos)
- #define NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos (4UL)
- #define NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos)
- #define NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX (0UL)
- #define NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX (1UL)
- #define NFCT_RXD_FRAMECONFIG_SOF_Pos (2UL)
- #define NFCT_RXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_SOF_Pos)
- #define NFCT_RXD_FRAMECONFIG_SOF_NoSoF (0UL)
- #define NFCT_RXD_FRAMECONFIG_SOF_SoF (1UL)
- #define NFCT_RXD_FRAMECONFIG_PARITY_Pos (0UL)
- #define NFCT_RXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_PARITY_Pos)
- #define NFCT_RXD_FRAMECONFIG_PARITY_NoParity (0UL)
- #define NFCT_RXD_FRAMECONFIG_PARITY_Parity (1UL)
- #define NFCT_RXD_AMOUNT_RXDATABYTES_Pos (3UL)
- #define NFCT_RXD_AMOUNT_RXDATABYTES_Msk (0x1FFUL << NFCT_RXD_AMOUNT_RXDATABYTES_Pos)
- #define NFCT_RXD_AMOUNT_RXDATABITS_Pos (0UL)
- #define NFCT_RXD_AMOUNT_RXDATABITS_Msk (0x7UL << NFCT_RXD_AMOUNT_RXDATABITS_Pos)
- #define NFCT_NFCID1_LAST_NFCID1_W_Pos (24UL)
- #define NFCT_NFCID1_LAST_NFCID1_W_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_W_Pos)
- #define NFCT_NFCID1_LAST_NFCID1_X_Pos (16UL)
- #define NFCT_NFCID1_LAST_NFCID1_X_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_X_Pos)
- #define NFCT_NFCID1_LAST_NFCID1_Y_Pos (8UL)
- #define NFCT_NFCID1_LAST_NFCID1_Y_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Y_Pos)
- #define NFCT_NFCID1_LAST_NFCID1_Z_Pos (0UL)
- #define NFCT_NFCID1_LAST_NFCID1_Z_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Z_Pos)
- #define NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos (16UL)
- #define NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos)
- #define NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos (8UL)
- #define NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos)
- #define NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos (0UL)
- #define NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos)
- #define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos (16UL)
- #define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos)
- #define NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos (8UL)
- #define NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos)
- #define NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos (0UL)
- #define NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos)
- #define NFCT_SENSRES_RFU74_Pos (12UL)
- #define NFCT_SENSRES_RFU74_Msk (0xFUL << NFCT_SENSRES_RFU74_Pos)
- #define NFCT_SENSRES_PLATFCONFIG_Pos (8UL)
- #define NFCT_SENSRES_PLATFCONFIG_Msk (0xFUL << NFCT_SENSRES_PLATFCONFIG_Pos)
- #define NFCT_SENSRES_NFCIDSIZE_Pos (6UL)
- #define NFCT_SENSRES_NFCIDSIZE_Msk (0x3UL << NFCT_SENSRES_NFCIDSIZE_Pos)
- #define NFCT_SENSRES_NFCIDSIZE_NFCID1Single (0UL)
- #define NFCT_SENSRES_NFCIDSIZE_NFCID1Double (1UL)
- #define NFCT_SENSRES_NFCIDSIZE_NFCID1Triple (2UL)
- #define NFCT_SENSRES_RFU5_Pos (5UL)
- #define NFCT_SENSRES_RFU5_Msk (0x1UL << NFCT_SENSRES_RFU5_Pos)
- #define NFCT_SENSRES_BITFRAMESDD_Pos (0UL)
- #define NFCT_SENSRES_BITFRAMESDD_Msk (0x1FUL << NFCT_SENSRES_BITFRAMESDD_Pos)
- #define NFCT_SENSRES_BITFRAMESDD_SDD00000 (0UL)
- #define NFCT_SENSRES_BITFRAMESDD_SDD00001 (1UL)
- #define NFCT_SENSRES_BITFRAMESDD_SDD00010 (2UL)
- #define NFCT_SENSRES_BITFRAMESDD_SDD00100 (4UL)
- #define NFCT_SENSRES_BITFRAMESDD_SDD01000 (8UL)
- #define NFCT_SENSRES_BITFRAMESDD_SDD10000 (16UL)
- #define NFCT_SELRES_RFU7_Pos (7UL)
- #define NFCT_SELRES_RFU7_Msk (0x1UL << NFCT_SELRES_RFU7_Pos)
- #define NFCT_SELRES_PROTOCOL_Pos (5UL)
- #define NFCT_SELRES_PROTOCOL_Msk (0x3UL << NFCT_SELRES_PROTOCOL_Pos)
- #define NFCT_SELRES_RFU43_Pos (3UL)
- #define NFCT_SELRES_RFU43_Msk (0x3UL << NFCT_SELRES_RFU43_Pos)
- #define NFCT_SELRES_CASCADE_Pos (2UL)
- #define NFCT_SELRES_CASCADE_Msk (0x1UL << NFCT_SELRES_CASCADE_Pos)
- #define NFCT_SELRES_CASCADE_Complete (0UL)
- #define NFCT_SELRES_CASCADE_NotComplete (1UL)
- #define NFCT_SELRES_RFU10_Pos (0UL)
- #define NFCT_SELRES_RFU10_Msk (0x3UL << NFCT_SELRES_RFU10_Pos)
- #define NVMC_READY_READY_Pos (0UL)
- #define NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos)
- #define NVMC_READY_READY_Busy (0UL)
- #define NVMC_READY_READY_Ready (1UL)
- #define NVMC_CONFIG_WEN_Pos (0UL)
- #define NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos)
- #define NVMC_CONFIG_WEN_Ren (0UL)
- #define NVMC_CONFIG_WEN_Wen (1UL)
- #define NVMC_CONFIG_WEN_Een (2UL)
- #define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL)
- #define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos)
- #define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL)
- #define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos)
- #define NVMC_ERASEALL_ERASEALL_Pos (0UL)
- #define NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos)
- #define NVMC_ERASEALL_ERASEALL_NoOperation (0UL)
- #define NVMC_ERASEALL_ERASEALL_Erase (1UL)
- #define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL)
- #define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos)
- #define NVMC_ERASEUICR_ERASEUICR_Pos (0UL)
- #define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos)
- #define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL)
- #define NVMC_ERASEUICR_ERASEUICR_Erase (1UL)
- #define NVMC_ICACHECNF_CACHEPROFEN_Pos (8UL)
- #define NVMC_ICACHECNF_CACHEPROFEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEPROFEN_Pos)
- #define NVMC_ICACHECNF_CACHEPROFEN_Disabled (0UL)
- #define NVMC_ICACHECNF_CACHEPROFEN_Enabled (1UL)
- #define NVMC_ICACHECNF_CACHEEN_Pos (0UL)
- #define NVMC_ICACHECNF_CACHEEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEEN_Pos)
- #define NVMC_ICACHECNF_CACHEEN_Disabled (0UL)
- #define NVMC_ICACHECNF_CACHEEN_Enabled (1UL)
- #define NVMC_IHIT_HITS_Pos (0UL)
- #define NVMC_IHIT_HITS_Msk (0xFFFFFFFFUL << NVMC_IHIT_HITS_Pos)
- #define NVMC_IMISS_MISSES_Pos (0UL)
- #define NVMC_IMISS_MISSES_Msk (0xFFFFFFFFUL << NVMC_IMISS_MISSES_Pos)
- #define GPIO_OUT_PIN31_Pos (31UL)
- #define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos)
- #define GPIO_OUT_PIN31_Low (0UL)
- #define GPIO_OUT_PIN31_High (1UL)
- #define GPIO_OUT_PIN30_Pos (30UL)
- #define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos)
- #define GPIO_OUT_PIN30_Low (0UL)
- #define GPIO_OUT_PIN30_High (1UL)
- #define GPIO_OUT_PIN29_Pos (29UL)
- #define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos)
- #define GPIO_OUT_PIN29_Low (0UL)
- #define GPIO_OUT_PIN29_High (1UL)
- #define GPIO_OUT_PIN28_Pos (28UL)
- #define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos)
- #define GPIO_OUT_PIN28_Low (0UL)
- #define GPIO_OUT_PIN28_High (1UL)
- #define GPIO_OUT_PIN27_Pos (27UL)
- #define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos)
- #define GPIO_OUT_PIN27_Low (0UL)
- #define GPIO_OUT_PIN27_High (1UL)
- #define GPIO_OUT_PIN26_Pos (26UL)
- #define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos)
- #define GPIO_OUT_PIN26_Low (0UL)
- #define GPIO_OUT_PIN26_High (1UL)
- #define GPIO_OUT_PIN25_Pos (25UL)
- #define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos)
- #define GPIO_OUT_PIN25_Low (0UL)
- #define GPIO_OUT_PIN25_High (1UL)
- #define GPIO_OUT_PIN24_Pos (24UL)
- #define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos)
- #define GPIO_OUT_PIN24_Low (0UL)
- #define GPIO_OUT_PIN24_High (1UL)
- #define GPIO_OUT_PIN23_Pos (23UL)
- #define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos)
- #define GPIO_OUT_PIN23_Low (0UL)
- #define GPIO_OUT_PIN23_High (1UL)
- #define GPIO_OUT_PIN22_Pos (22UL)
- #define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos)
- #define GPIO_OUT_PIN22_Low (0UL)
- #define GPIO_OUT_PIN22_High (1UL)
- #define GPIO_OUT_PIN21_Pos (21UL)
- #define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos)
- #define GPIO_OUT_PIN21_Low (0UL)
- #define GPIO_OUT_PIN21_High (1UL)
- #define GPIO_OUT_PIN20_Pos (20UL)
- #define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos)
- #define GPIO_OUT_PIN20_Low (0UL)
- #define GPIO_OUT_PIN20_High (1UL)
- #define GPIO_OUT_PIN19_Pos (19UL)
- #define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos)
- #define GPIO_OUT_PIN19_Low (0UL)
- #define GPIO_OUT_PIN19_High (1UL)
- #define GPIO_OUT_PIN18_Pos (18UL)
- #define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos)
- #define GPIO_OUT_PIN18_Low (0UL)
- #define GPIO_OUT_PIN18_High (1UL)
- #define GPIO_OUT_PIN17_Pos (17UL)
- #define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos)
- #define GPIO_OUT_PIN17_Low (0UL)
- #define GPIO_OUT_PIN17_High (1UL)
- #define GPIO_OUT_PIN16_Pos (16UL)
- #define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos)
- #define GPIO_OUT_PIN16_Low (0UL)
- #define GPIO_OUT_PIN16_High (1UL)
- #define GPIO_OUT_PIN15_Pos (15UL)
- #define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos)
- #define GPIO_OUT_PIN15_Low (0UL)
- #define GPIO_OUT_PIN15_High (1UL)
- #define GPIO_OUT_PIN14_Pos (14UL)
- #define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos)
- #define GPIO_OUT_PIN14_Low (0UL)
- #define GPIO_OUT_PIN14_High (1UL)
- #define GPIO_OUT_PIN13_Pos (13UL)
- #define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos)
- #define GPIO_OUT_PIN13_Low (0UL)
- #define GPIO_OUT_PIN13_High (1UL)
- #define GPIO_OUT_PIN12_Pos (12UL)
- #define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos)
- #define GPIO_OUT_PIN12_Low (0UL)
- #define GPIO_OUT_PIN12_High (1UL)
- #define GPIO_OUT_PIN11_Pos (11UL)
- #define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos)
- #define GPIO_OUT_PIN11_Low (0UL)
- #define GPIO_OUT_PIN11_High (1UL)
- #define GPIO_OUT_PIN10_Pos (10UL)
- #define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos)
- #define GPIO_OUT_PIN10_Low (0UL)
- #define GPIO_OUT_PIN10_High (1UL)
- #define GPIO_OUT_PIN9_Pos (9UL)
- #define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos)
- #define GPIO_OUT_PIN9_Low (0UL)
- #define GPIO_OUT_PIN9_High (1UL)
- #define GPIO_OUT_PIN8_Pos (8UL)
- #define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos)
- #define GPIO_OUT_PIN8_Low (0UL)
- #define GPIO_OUT_PIN8_High (1UL)
- #define GPIO_OUT_PIN7_Pos (7UL)
- #define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos)
- #define GPIO_OUT_PIN7_Low (0UL)
- #define GPIO_OUT_PIN7_High (1UL)
- #define GPIO_OUT_PIN6_Pos (6UL)
- #define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos)
- #define GPIO_OUT_PIN6_Low (0UL)
- #define GPIO_OUT_PIN6_High (1UL)
- #define GPIO_OUT_PIN5_Pos (5UL)
- #define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos)
- #define GPIO_OUT_PIN5_Low (0UL)
- #define GPIO_OUT_PIN5_High (1UL)
- #define GPIO_OUT_PIN4_Pos (4UL)
- #define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos)
- #define GPIO_OUT_PIN4_Low (0UL)
- #define GPIO_OUT_PIN4_High (1UL)
- #define GPIO_OUT_PIN3_Pos (3UL)
- #define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos)
- #define GPIO_OUT_PIN3_Low (0UL)
- #define GPIO_OUT_PIN3_High (1UL)
- #define GPIO_OUT_PIN2_Pos (2UL)
- #define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos)
- #define GPIO_OUT_PIN2_Low (0UL)
- #define GPIO_OUT_PIN2_High (1UL)
- #define GPIO_OUT_PIN1_Pos (1UL)
- #define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos)
- #define GPIO_OUT_PIN1_Low (0UL)
- #define GPIO_OUT_PIN1_High (1UL)
- #define GPIO_OUT_PIN0_Pos (0UL)
- #define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos)
- #define GPIO_OUT_PIN0_Low (0UL)
- #define GPIO_OUT_PIN0_High (1UL)
- #define GPIO_OUTSET_PIN31_Pos (31UL)
- #define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos)
- #define GPIO_OUTSET_PIN31_Low (0UL)
- #define GPIO_OUTSET_PIN31_High (1UL)
- #define GPIO_OUTSET_PIN31_Set (1UL)
- #define GPIO_OUTSET_PIN30_Pos (30UL)
- #define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos)
- #define GPIO_OUTSET_PIN30_Low (0UL)
- #define GPIO_OUTSET_PIN30_High (1UL)
- #define GPIO_OUTSET_PIN30_Set (1UL)
- #define GPIO_OUTSET_PIN29_Pos (29UL)
- #define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos)
- #define GPIO_OUTSET_PIN29_Low (0UL)
- #define GPIO_OUTSET_PIN29_High (1UL)
- #define GPIO_OUTSET_PIN29_Set (1UL)
- #define GPIO_OUTSET_PIN28_Pos (28UL)
- #define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos)
- #define GPIO_OUTSET_PIN28_Low (0UL)
- #define GPIO_OUTSET_PIN28_High (1UL)
- #define GPIO_OUTSET_PIN28_Set (1UL)
- #define GPIO_OUTSET_PIN27_Pos (27UL)
- #define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos)
- #define GPIO_OUTSET_PIN27_Low (0UL)
- #define GPIO_OUTSET_PIN27_High (1UL)
- #define GPIO_OUTSET_PIN27_Set (1UL)
- #define GPIO_OUTSET_PIN26_Pos (26UL)
- #define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos)
- #define GPIO_OUTSET_PIN26_Low (0UL)
- #define GPIO_OUTSET_PIN26_High (1UL)
- #define GPIO_OUTSET_PIN26_Set (1UL)
- #define GPIO_OUTSET_PIN25_Pos (25UL)
- #define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos)
- #define GPIO_OUTSET_PIN25_Low (0UL)
- #define GPIO_OUTSET_PIN25_High (1UL)
- #define GPIO_OUTSET_PIN25_Set (1UL)
- #define GPIO_OUTSET_PIN24_Pos (24UL)
- #define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos)
- #define GPIO_OUTSET_PIN24_Low (0UL)
- #define GPIO_OUTSET_PIN24_High (1UL)
- #define GPIO_OUTSET_PIN24_Set (1UL)
- #define GPIO_OUTSET_PIN23_Pos (23UL)
- #define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos)
- #define GPIO_OUTSET_PIN23_Low (0UL)
- #define GPIO_OUTSET_PIN23_High (1UL)
- #define GPIO_OUTSET_PIN23_Set (1UL)
- #define GPIO_OUTSET_PIN22_Pos (22UL)
- #define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos)
- #define GPIO_OUTSET_PIN22_Low (0UL)
- #define GPIO_OUTSET_PIN22_High (1UL)
- #define GPIO_OUTSET_PIN22_Set (1UL)
- #define GPIO_OUTSET_PIN21_Pos (21UL)
- #define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos)
- #define GPIO_OUTSET_PIN21_Low (0UL)
- #define GPIO_OUTSET_PIN21_High (1UL)
- #define GPIO_OUTSET_PIN21_Set (1UL)
- #define GPIO_OUTSET_PIN20_Pos (20UL)
- #define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos)
- #define GPIO_OUTSET_PIN20_Low (0UL)
- #define GPIO_OUTSET_PIN20_High (1UL)
- #define GPIO_OUTSET_PIN20_Set (1UL)
- #define GPIO_OUTSET_PIN19_Pos (19UL)
- #define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos)
- #define GPIO_OUTSET_PIN19_Low (0UL)
- #define GPIO_OUTSET_PIN19_High (1UL)
- #define GPIO_OUTSET_PIN19_Set (1UL)
- #define GPIO_OUTSET_PIN18_Pos (18UL)
- #define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos)
- #define GPIO_OUTSET_PIN18_Low (0UL)
- #define GPIO_OUTSET_PIN18_High (1UL)
- #define GPIO_OUTSET_PIN18_Set (1UL)
- #define GPIO_OUTSET_PIN17_Pos (17UL)
- #define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos)
- #define GPIO_OUTSET_PIN17_Low (0UL)
- #define GPIO_OUTSET_PIN17_High (1UL)
- #define GPIO_OUTSET_PIN17_Set (1UL)
- #define GPIO_OUTSET_PIN16_Pos (16UL)
- #define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos)
- #define GPIO_OUTSET_PIN16_Low (0UL)
- #define GPIO_OUTSET_PIN16_High (1UL)
- #define GPIO_OUTSET_PIN16_Set (1UL)
- #define GPIO_OUTSET_PIN15_Pos (15UL)
- #define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos)
- #define GPIO_OUTSET_PIN15_Low (0UL)
- #define GPIO_OUTSET_PIN15_High (1UL)
- #define GPIO_OUTSET_PIN15_Set (1UL)
- #define GPIO_OUTSET_PIN14_Pos (14UL)
- #define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos)
- #define GPIO_OUTSET_PIN14_Low (0UL)
- #define GPIO_OUTSET_PIN14_High (1UL)
- #define GPIO_OUTSET_PIN14_Set (1UL)
- #define GPIO_OUTSET_PIN13_Pos (13UL)
- #define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos)
- #define GPIO_OUTSET_PIN13_Low (0UL)
- #define GPIO_OUTSET_PIN13_High (1UL)
- #define GPIO_OUTSET_PIN13_Set (1UL)
- #define GPIO_OUTSET_PIN12_Pos (12UL)
- #define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos)
- #define GPIO_OUTSET_PIN12_Low (0UL)
- #define GPIO_OUTSET_PIN12_High (1UL)
- #define GPIO_OUTSET_PIN12_Set (1UL)
- #define GPIO_OUTSET_PIN11_Pos (11UL)
- #define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos)
- #define GPIO_OUTSET_PIN11_Low (0UL)
- #define GPIO_OUTSET_PIN11_High (1UL)
- #define GPIO_OUTSET_PIN11_Set (1UL)
- #define GPIO_OUTSET_PIN10_Pos (10UL)
- #define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos)
- #define GPIO_OUTSET_PIN10_Low (0UL)
- #define GPIO_OUTSET_PIN10_High (1UL)
- #define GPIO_OUTSET_PIN10_Set (1UL)
- #define GPIO_OUTSET_PIN9_Pos (9UL)
- #define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos)
- #define GPIO_OUTSET_PIN9_Low (0UL)
- #define GPIO_OUTSET_PIN9_High (1UL)
- #define GPIO_OUTSET_PIN9_Set (1UL)
- #define GPIO_OUTSET_PIN8_Pos (8UL)
- #define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos)
- #define GPIO_OUTSET_PIN8_Low (0UL)
- #define GPIO_OUTSET_PIN8_High (1UL)
- #define GPIO_OUTSET_PIN8_Set (1UL)
- #define GPIO_OUTSET_PIN7_Pos (7UL)
- #define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos)
- #define GPIO_OUTSET_PIN7_Low (0UL)
- #define GPIO_OUTSET_PIN7_High (1UL)
- #define GPIO_OUTSET_PIN7_Set (1UL)
- #define GPIO_OUTSET_PIN6_Pos (6UL)
- #define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos)
- #define GPIO_OUTSET_PIN6_Low (0UL)
- #define GPIO_OUTSET_PIN6_High (1UL)
- #define GPIO_OUTSET_PIN6_Set (1UL)
- #define GPIO_OUTSET_PIN5_Pos (5UL)
- #define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos)
- #define GPIO_OUTSET_PIN5_Low (0UL)
- #define GPIO_OUTSET_PIN5_High (1UL)
- #define GPIO_OUTSET_PIN5_Set (1UL)
- #define GPIO_OUTSET_PIN4_Pos (4UL)
- #define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos)
- #define GPIO_OUTSET_PIN4_Low (0UL)
- #define GPIO_OUTSET_PIN4_High (1UL)
- #define GPIO_OUTSET_PIN4_Set (1UL)
- #define GPIO_OUTSET_PIN3_Pos (3UL)
- #define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos)
- #define GPIO_OUTSET_PIN3_Low (0UL)
- #define GPIO_OUTSET_PIN3_High (1UL)
- #define GPIO_OUTSET_PIN3_Set (1UL)
- #define GPIO_OUTSET_PIN2_Pos (2UL)
- #define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos)
- #define GPIO_OUTSET_PIN2_Low (0UL)
- #define GPIO_OUTSET_PIN2_High (1UL)
- #define GPIO_OUTSET_PIN2_Set (1UL)
- #define GPIO_OUTSET_PIN1_Pos (1UL)
- #define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos)
- #define GPIO_OUTSET_PIN1_Low (0UL)
- #define GPIO_OUTSET_PIN1_High (1UL)
- #define GPIO_OUTSET_PIN1_Set (1UL)
- #define GPIO_OUTSET_PIN0_Pos (0UL)
- #define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos)
- #define GPIO_OUTSET_PIN0_Low (0UL)
- #define GPIO_OUTSET_PIN0_High (1UL)
- #define GPIO_OUTSET_PIN0_Set (1UL)
- #define GPIO_OUTCLR_PIN31_Pos (31UL)
- #define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos)
- #define GPIO_OUTCLR_PIN31_Low (0UL)
- #define GPIO_OUTCLR_PIN31_High (1UL)
- #define GPIO_OUTCLR_PIN31_Clear (1UL)
- #define GPIO_OUTCLR_PIN30_Pos (30UL)
- #define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos)
- #define GPIO_OUTCLR_PIN30_Low (0UL)
- #define GPIO_OUTCLR_PIN30_High (1UL)
- #define GPIO_OUTCLR_PIN30_Clear (1UL)
- #define GPIO_OUTCLR_PIN29_Pos (29UL)
- #define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos)
- #define GPIO_OUTCLR_PIN29_Low (0UL)
- #define GPIO_OUTCLR_PIN29_High (1UL)
- #define GPIO_OUTCLR_PIN29_Clear (1UL)
- #define GPIO_OUTCLR_PIN28_Pos (28UL)
- #define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos)
- #define GPIO_OUTCLR_PIN28_Low (0UL)
- #define GPIO_OUTCLR_PIN28_High (1UL)
- #define GPIO_OUTCLR_PIN28_Clear (1UL)
- #define GPIO_OUTCLR_PIN27_Pos (27UL)
- #define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos)
- #define GPIO_OUTCLR_PIN27_Low (0UL)
- #define GPIO_OUTCLR_PIN27_High (1UL)
- #define GPIO_OUTCLR_PIN27_Clear (1UL)
- #define GPIO_OUTCLR_PIN26_Pos (26UL)
- #define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos)
- #define GPIO_OUTCLR_PIN26_Low (0UL)
- #define GPIO_OUTCLR_PIN26_High (1UL)
- #define GPIO_OUTCLR_PIN26_Clear (1UL)
- #define GPIO_OUTCLR_PIN25_Pos (25UL)
- #define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos)
- #define GPIO_OUTCLR_PIN25_Low (0UL)
- #define GPIO_OUTCLR_PIN25_High (1UL)
- #define GPIO_OUTCLR_PIN25_Clear (1UL)
- #define GPIO_OUTCLR_PIN24_Pos (24UL)
- #define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos)
- #define GPIO_OUTCLR_PIN24_Low (0UL)
- #define GPIO_OUTCLR_PIN24_High (1UL)
- #define GPIO_OUTCLR_PIN24_Clear (1UL)
- #define GPIO_OUTCLR_PIN23_Pos (23UL)
- #define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos)
- #define GPIO_OUTCLR_PIN23_Low (0UL)
- #define GPIO_OUTCLR_PIN23_High (1UL)
- #define GPIO_OUTCLR_PIN23_Clear (1UL)
- #define GPIO_OUTCLR_PIN22_Pos (22UL)
- #define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos)
- #define GPIO_OUTCLR_PIN22_Low (0UL)
- #define GPIO_OUTCLR_PIN22_High (1UL)
- #define GPIO_OUTCLR_PIN22_Clear (1UL)
- #define GPIO_OUTCLR_PIN21_Pos (21UL)
- #define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos)
- #define GPIO_OUTCLR_PIN21_Low (0UL)
- #define GPIO_OUTCLR_PIN21_High (1UL)
- #define GPIO_OUTCLR_PIN21_Clear (1UL)
- #define GPIO_OUTCLR_PIN20_Pos (20UL)
- #define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos)
- #define GPIO_OUTCLR_PIN20_Low (0UL)
- #define GPIO_OUTCLR_PIN20_High (1UL)
- #define GPIO_OUTCLR_PIN20_Clear (1UL)
- #define GPIO_OUTCLR_PIN19_Pos (19UL)
- #define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos)
- #define GPIO_OUTCLR_PIN19_Low (0UL)
- #define GPIO_OUTCLR_PIN19_High (1UL)
- #define GPIO_OUTCLR_PIN19_Clear (1UL)
- #define GPIO_OUTCLR_PIN18_Pos (18UL)
- #define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos)
- #define GPIO_OUTCLR_PIN18_Low (0UL)
- #define GPIO_OUTCLR_PIN18_High (1UL)
- #define GPIO_OUTCLR_PIN18_Clear (1UL)
- #define GPIO_OUTCLR_PIN17_Pos (17UL)
- #define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos)
- #define GPIO_OUTCLR_PIN17_Low (0UL)
- #define GPIO_OUTCLR_PIN17_High (1UL)
- #define GPIO_OUTCLR_PIN17_Clear (1UL)
- #define GPIO_OUTCLR_PIN16_Pos (16UL)
- #define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos)
- #define GPIO_OUTCLR_PIN16_Low (0UL)
- #define GPIO_OUTCLR_PIN16_High (1UL)
- #define GPIO_OUTCLR_PIN16_Clear (1UL)
- #define GPIO_OUTCLR_PIN15_Pos (15UL)
- #define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos)
- #define GPIO_OUTCLR_PIN15_Low (0UL)
- #define GPIO_OUTCLR_PIN15_High (1UL)
- #define GPIO_OUTCLR_PIN15_Clear (1UL)
- #define GPIO_OUTCLR_PIN14_Pos (14UL)
- #define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos)
- #define GPIO_OUTCLR_PIN14_Low (0UL)
- #define GPIO_OUTCLR_PIN14_High (1UL)
- #define GPIO_OUTCLR_PIN14_Clear (1UL)
- #define GPIO_OUTCLR_PIN13_Pos (13UL)
- #define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos)
- #define GPIO_OUTCLR_PIN13_Low (0UL)
- #define GPIO_OUTCLR_PIN13_High (1UL)
- #define GPIO_OUTCLR_PIN13_Clear (1UL)
- #define GPIO_OUTCLR_PIN12_Pos (12UL)
- #define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos)
- #define GPIO_OUTCLR_PIN12_Low (0UL)
- #define GPIO_OUTCLR_PIN12_High (1UL)
- #define GPIO_OUTCLR_PIN12_Clear (1UL)
- #define GPIO_OUTCLR_PIN11_Pos (11UL)
- #define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos)
- #define GPIO_OUTCLR_PIN11_Low (0UL)
- #define GPIO_OUTCLR_PIN11_High (1UL)
- #define GPIO_OUTCLR_PIN11_Clear (1UL)
- #define GPIO_OUTCLR_PIN10_Pos (10UL)
- #define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos)
- #define GPIO_OUTCLR_PIN10_Low (0UL)
- #define GPIO_OUTCLR_PIN10_High (1UL)
- #define GPIO_OUTCLR_PIN10_Clear (1UL)
- #define GPIO_OUTCLR_PIN9_Pos (9UL)
- #define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos)
- #define GPIO_OUTCLR_PIN9_Low (0UL)
- #define GPIO_OUTCLR_PIN9_High (1UL)
- #define GPIO_OUTCLR_PIN9_Clear (1UL)
- #define GPIO_OUTCLR_PIN8_Pos (8UL)
- #define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos)
- #define GPIO_OUTCLR_PIN8_Low (0UL)
- #define GPIO_OUTCLR_PIN8_High (1UL)
- #define GPIO_OUTCLR_PIN8_Clear (1UL)
- #define GPIO_OUTCLR_PIN7_Pos (7UL)
- #define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos)
- #define GPIO_OUTCLR_PIN7_Low (0UL)
- #define GPIO_OUTCLR_PIN7_High (1UL)
- #define GPIO_OUTCLR_PIN7_Clear (1UL)
- #define GPIO_OUTCLR_PIN6_Pos (6UL)
- #define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos)
- #define GPIO_OUTCLR_PIN6_Low (0UL)
- #define GPIO_OUTCLR_PIN6_High (1UL)
- #define GPIO_OUTCLR_PIN6_Clear (1UL)
- #define GPIO_OUTCLR_PIN5_Pos (5UL)
- #define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos)
- #define GPIO_OUTCLR_PIN5_Low (0UL)
- #define GPIO_OUTCLR_PIN5_High (1UL)
- #define GPIO_OUTCLR_PIN5_Clear (1UL)
- #define GPIO_OUTCLR_PIN4_Pos (4UL)
- #define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos)
- #define GPIO_OUTCLR_PIN4_Low (0UL)
- #define GPIO_OUTCLR_PIN4_High (1UL)
- #define GPIO_OUTCLR_PIN4_Clear (1UL)
- #define GPIO_OUTCLR_PIN3_Pos (3UL)
- #define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos)
- #define GPIO_OUTCLR_PIN3_Low (0UL)
- #define GPIO_OUTCLR_PIN3_High (1UL)
- #define GPIO_OUTCLR_PIN3_Clear (1UL)
- #define GPIO_OUTCLR_PIN2_Pos (2UL)
- #define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos)
- #define GPIO_OUTCLR_PIN2_Low (0UL)
- #define GPIO_OUTCLR_PIN2_High (1UL)
- #define GPIO_OUTCLR_PIN2_Clear (1UL)
- #define GPIO_OUTCLR_PIN1_Pos (1UL)
- #define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos)
- #define GPIO_OUTCLR_PIN1_Low (0UL)
- #define GPIO_OUTCLR_PIN1_High (1UL)
- #define GPIO_OUTCLR_PIN1_Clear (1UL)
- #define GPIO_OUTCLR_PIN0_Pos (0UL)
- #define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos)
- #define GPIO_OUTCLR_PIN0_Low (0UL)
- #define GPIO_OUTCLR_PIN0_High (1UL)
- #define GPIO_OUTCLR_PIN0_Clear (1UL)
- #define GPIO_IN_PIN31_Pos (31UL)
- #define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos)
- #define GPIO_IN_PIN31_Low (0UL)
- #define GPIO_IN_PIN31_High (1UL)
- #define GPIO_IN_PIN30_Pos (30UL)
- #define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos)
- #define GPIO_IN_PIN30_Low (0UL)
- #define GPIO_IN_PIN30_High (1UL)
- #define GPIO_IN_PIN29_Pos (29UL)
- #define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos)
- #define GPIO_IN_PIN29_Low (0UL)
- #define GPIO_IN_PIN29_High (1UL)
- #define GPIO_IN_PIN28_Pos (28UL)
- #define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos)
- #define GPIO_IN_PIN28_Low (0UL)
- #define GPIO_IN_PIN28_High (1UL)
- #define GPIO_IN_PIN27_Pos (27UL)
- #define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos)
- #define GPIO_IN_PIN27_Low (0UL)
- #define GPIO_IN_PIN27_High (1UL)
- #define GPIO_IN_PIN26_Pos (26UL)
- #define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos)
- #define GPIO_IN_PIN26_Low (0UL)
- #define GPIO_IN_PIN26_High (1UL)
- #define GPIO_IN_PIN25_Pos (25UL)
- #define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos)
- #define GPIO_IN_PIN25_Low (0UL)
- #define GPIO_IN_PIN25_High (1UL)
- #define GPIO_IN_PIN24_Pos (24UL)
- #define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos)
- #define GPIO_IN_PIN24_Low (0UL)
- #define GPIO_IN_PIN24_High (1UL)
- #define GPIO_IN_PIN23_Pos (23UL)
- #define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos)
- #define GPIO_IN_PIN23_Low (0UL)
- #define GPIO_IN_PIN23_High (1UL)
- #define GPIO_IN_PIN22_Pos (22UL)
- #define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos)
- #define GPIO_IN_PIN22_Low (0UL)
- #define GPIO_IN_PIN22_High (1UL)
- #define GPIO_IN_PIN21_Pos (21UL)
- #define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos)
- #define GPIO_IN_PIN21_Low (0UL)
- #define GPIO_IN_PIN21_High (1UL)
- #define GPIO_IN_PIN20_Pos (20UL)
- #define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos)
- #define GPIO_IN_PIN20_Low (0UL)
- #define GPIO_IN_PIN20_High (1UL)
- #define GPIO_IN_PIN19_Pos (19UL)
- #define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos)
- #define GPIO_IN_PIN19_Low (0UL)
- #define GPIO_IN_PIN19_High (1UL)
- #define GPIO_IN_PIN18_Pos (18UL)
- #define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos)
- #define GPIO_IN_PIN18_Low (0UL)
- #define GPIO_IN_PIN18_High (1UL)
- #define GPIO_IN_PIN17_Pos (17UL)
- #define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos)
- #define GPIO_IN_PIN17_Low (0UL)
- #define GPIO_IN_PIN17_High (1UL)
- #define GPIO_IN_PIN16_Pos (16UL)
- #define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos)
- #define GPIO_IN_PIN16_Low (0UL)
- #define GPIO_IN_PIN16_High (1UL)
- #define GPIO_IN_PIN15_Pos (15UL)
- #define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos)
- #define GPIO_IN_PIN15_Low (0UL)
- #define GPIO_IN_PIN15_High (1UL)
- #define GPIO_IN_PIN14_Pos (14UL)
- #define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos)
- #define GPIO_IN_PIN14_Low (0UL)
- #define GPIO_IN_PIN14_High (1UL)
- #define GPIO_IN_PIN13_Pos (13UL)
- #define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos)
- #define GPIO_IN_PIN13_Low (0UL)
- #define GPIO_IN_PIN13_High (1UL)
- #define GPIO_IN_PIN12_Pos (12UL)
- #define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos)
- #define GPIO_IN_PIN12_Low (0UL)
- #define GPIO_IN_PIN12_High (1UL)
- #define GPIO_IN_PIN11_Pos (11UL)
- #define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos)
- #define GPIO_IN_PIN11_Low (0UL)
- #define GPIO_IN_PIN11_High (1UL)
- #define GPIO_IN_PIN10_Pos (10UL)
- #define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos)
- #define GPIO_IN_PIN10_Low (0UL)
- #define GPIO_IN_PIN10_High (1UL)
- #define GPIO_IN_PIN9_Pos (9UL)
- #define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos)
- #define GPIO_IN_PIN9_Low (0UL)
- #define GPIO_IN_PIN9_High (1UL)
- #define GPIO_IN_PIN8_Pos (8UL)
- #define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos)
- #define GPIO_IN_PIN8_Low (0UL)
- #define GPIO_IN_PIN8_High (1UL)
- #define GPIO_IN_PIN7_Pos (7UL)
- #define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos)
- #define GPIO_IN_PIN7_Low (0UL)
- #define GPIO_IN_PIN7_High (1UL)
- #define GPIO_IN_PIN6_Pos (6UL)
- #define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos)
- #define GPIO_IN_PIN6_Low (0UL)
- #define GPIO_IN_PIN6_High (1UL)
- #define GPIO_IN_PIN5_Pos (5UL)
- #define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos)
- #define GPIO_IN_PIN5_Low (0UL)
- #define GPIO_IN_PIN5_High (1UL)
- #define GPIO_IN_PIN4_Pos (4UL)
- #define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos)
- #define GPIO_IN_PIN4_Low (0UL)
- #define GPIO_IN_PIN4_High (1UL)
- #define GPIO_IN_PIN3_Pos (3UL)
- #define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos)
- #define GPIO_IN_PIN3_Low (0UL)
- #define GPIO_IN_PIN3_High (1UL)
- #define GPIO_IN_PIN2_Pos (2UL)
- #define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos)
- #define GPIO_IN_PIN2_Low (0UL)
- #define GPIO_IN_PIN2_High (1UL)
- #define GPIO_IN_PIN1_Pos (1UL)
- #define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos)
- #define GPIO_IN_PIN1_Low (0UL)
- #define GPIO_IN_PIN1_High (1UL)
- #define GPIO_IN_PIN0_Pos (0UL)
- #define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos)
- #define GPIO_IN_PIN0_Low (0UL)
- #define GPIO_IN_PIN0_High (1UL)
- #define GPIO_DIR_PIN31_Pos (31UL)
- #define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos)
- #define GPIO_DIR_PIN31_Input (0UL)
- #define GPIO_DIR_PIN31_Output (1UL)
- #define GPIO_DIR_PIN30_Pos (30UL)
- #define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos)
- #define GPIO_DIR_PIN30_Input (0UL)
- #define GPIO_DIR_PIN30_Output (1UL)
- #define GPIO_DIR_PIN29_Pos (29UL)
- #define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos)
- #define GPIO_DIR_PIN29_Input (0UL)
- #define GPIO_DIR_PIN29_Output (1UL)
- #define GPIO_DIR_PIN28_Pos (28UL)
- #define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos)
- #define GPIO_DIR_PIN28_Input (0UL)
- #define GPIO_DIR_PIN28_Output (1UL)
- #define GPIO_DIR_PIN27_Pos (27UL)
- #define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos)
- #define GPIO_DIR_PIN27_Input (0UL)
- #define GPIO_DIR_PIN27_Output (1UL)
- #define GPIO_DIR_PIN26_Pos (26UL)
- #define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos)
- #define GPIO_DIR_PIN26_Input (0UL)
- #define GPIO_DIR_PIN26_Output (1UL)
- #define GPIO_DIR_PIN25_Pos (25UL)
- #define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos)
- #define GPIO_DIR_PIN25_Input (0UL)
- #define GPIO_DIR_PIN25_Output (1UL)
- #define GPIO_DIR_PIN24_Pos (24UL)
- #define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos)
- #define GPIO_DIR_PIN24_Input (0UL)
- #define GPIO_DIR_PIN24_Output (1UL)
- #define GPIO_DIR_PIN23_Pos (23UL)
- #define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos)
- #define GPIO_DIR_PIN23_Input (0UL)
- #define GPIO_DIR_PIN23_Output (1UL)
- #define GPIO_DIR_PIN22_Pos (22UL)
- #define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos)
- #define GPIO_DIR_PIN22_Input (0UL)
- #define GPIO_DIR_PIN22_Output (1UL)
- #define GPIO_DIR_PIN21_Pos (21UL)
- #define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos)
- #define GPIO_DIR_PIN21_Input (0UL)
- #define GPIO_DIR_PIN21_Output (1UL)
- #define GPIO_DIR_PIN20_Pos (20UL)
- #define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos)
- #define GPIO_DIR_PIN20_Input (0UL)
- #define GPIO_DIR_PIN20_Output (1UL)
- #define GPIO_DIR_PIN19_Pos (19UL)
- #define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos)
- #define GPIO_DIR_PIN19_Input (0UL)
- #define GPIO_DIR_PIN19_Output (1UL)
- #define GPIO_DIR_PIN18_Pos (18UL)
- #define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos)
- #define GPIO_DIR_PIN18_Input (0UL)
- #define GPIO_DIR_PIN18_Output (1UL)
- #define GPIO_DIR_PIN17_Pos (17UL)
- #define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos)
- #define GPIO_DIR_PIN17_Input (0UL)
- #define GPIO_DIR_PIN17_Output (1UL)
- #define GPIO_DIR_PIN16_Pos (16UL)
- #define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos)
- #define GPIO_DIR_PIN16_Input (0UL)
- #define GPIO_DIR_PIN16_Output (1UL)
- #define GPIO_DIR_PIN15_Pos (15UL)
- #define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos)
- #define GPIO_DIR_PIN15_Input (0UL)
- #define GPIO_DIR_PIN15_Output (1UL)
- #define GPIO_DIR_PIN14_Pos (14UL)
- #define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos)
- #define GPIO_DIR_PIN14_Input (0UL)
- #define GPIO_DIR_PIN14_Output (1UL)
- #define GPIO_DIR_PIN13_Pos (13UL)
- #define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos)
- #define GPIO_DIR_PIN13_Input (0UL)
- #define GPIO_DIR_PIN13_Output (1UL)
- #define GPIO_DIR_PIN12_Pos (12UL)
- #define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos)
- #define GPIO_DIR_PIN12_Input (0UL)
- #define GPIO_DIR_PIN12_Output (1UL)
- #define GPIO_DIR_PIN11_Pos (11UL)
- #define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos)
- #define GPIO_DIR_PIN11_Input (0UL)
- #define GPIO_DIR_PIN11_Output (1UL)
- #define GPIO_DIR_PIN10_Pos (10UL)
- #define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos)
- #define GPIO_DIR_PIN10_Input (0UL)
- #define GPIO_DIR_PIN10_Output (1UL)
- #define GPIO_DIR_PIN9_Pos (9UL)
- #define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos)
- #define GPIO_DIR_PIN9_Input (0UL)
- #define GPIO_DIR_PIN9_Output (1UL)
- #define GPIO_DIR_PIN8_Pos (8UL)
- #define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos)
- #define GPIO_DIR_PIN8_Input (0UL)
- #define GPIO_DIR_PIN8_Output (1UL)
- #define GPIO_DIR_PIN7_Pos (7UL)
- #define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos)
- #define GPIO_DIR_PIN7_Input (0UL)
- #define GPIO_DIR_PIN7_Output (1UL)
- #define GPIO_DIR_PIN6_Pos (6UL)
- #define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos)
- #define GPIO_DIR_PIN6_Input (0UL)
- #define GPIO_DIR_PIN6_Output (1UL)
- #define GPIO_DIR_PIN5_Pos (5UL)
- #define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos)
- #define GPIO_DIR_PIN5_Input (0UL)
- #define GPIO_DIR_PIN5_Output (1UL)
- #define GPIO_DIR_PIN4_Pos (4UL)
- #define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos)
- #define GPIO_DIR_PIN4_Input (0UL)
- #define GPIO_DIR_PIN4_Output (1UL)
- #define GPIO_DIR_PIN3_Pos (3UL)
- #define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos)
- #define GPIO_DIR_PIN3_Input (0UL)
- #define GPIO_DIR_PIN3_Output (1UL)
- #define GPIO_DIR_PIN2_Pos (2UL)
- #define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos)
- #define GPIO_DIR_PIN2_Input (0UL)
- #define GPIO_DIR_PIN2_Output (1UL)
- #define GPIO_DIR_PIN1_Pos (1UL)
- #define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos)
- #define GPIO_DIR_PIN1_Input (0UL)
- #define GPIO_DIR_PIN1_Output (1UL)
- #define GPIO_DIR_PIN0_Pos (0UL)
- #define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos)
- #define GPIO_DIR_PIN0_Input (0UL)
- #define GPIO_DIR_PIN0_Output (1UL)
- #define GPIO_DIRSET_PIN31_Pos (31UL)
- #define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos)
- #define GPIO_DIRSET_PIN31_Input (0UL)
- #define GPIO_DIRSET_PIN31_Output (1UL)
- #define GPIO_DIRSET_PIN31_Set (1UL)
- #define GPIO_DIRSET_PIN30_Pos (30UL)
- #define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos)
- #define GPIO_DIRSET_PIN30_Input (0UL)
- #define GPIO_DIRSET_PIN30_Output (1UL)
- #define GPIO_DIRSET_PIN30_Set (1UL)
- #define GPIO_DIRSET_PIN29_Pos (29UL)
- #define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos)
- #define GPIO_DIRSET_PIN29_Input (0UL)
- #define GPIO_DIRSET_PIN29_Output (1UL)
- #define GPIO_DIRSET_PIN29_Set (1UL)
- #define GPIO_DIRSET_PIN28_Pos (28UL)
- #define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos)
- #define GPIO_DIRSET_PIN28_Input (0UL)
- #define GPIO_DIRSET_PIN28_Output (1UL)
- #define GPIO_DIRSET_PIN28_Set (1UL)
- #define GPIO_DIRSET_PIN27_Pos (27UL)
- #define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos)
- #define GPIO_DIRSET_PIN27_Input (0UL)
- #define GPIO_DIRSET_PIN27_Output (1UL)
- #define GPIO_DIRSET_PIN27_Set (1UL)
- #define GPIO_DIRSET_PIN26_Pos (26UL)
- #define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos)
- #define GPIO_DIRSET_PIN26_Input (0UL)
- #define GPIO_DIRSET_PIN26_Output (1UL)
- #define GPIO_DIRSET_PIN26_Set (1UL)
- #define GPIO_DIRSET_PIN25_Pos (25UL)
- #define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos)
- #define GPIO_DIRSET_PIN25_Input (0UL)
- #define GPIO_DIRSET_PIN25_Output (1UL)
- #define GPIO_DIRSET_PIN25_Set (1UL)
- #define GPIO_DIRSET_PIN24_Pos (24UL)
- #define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos)
- #define GPIO_DIRSET_PIN24_Input (0UL)
- #define GPIO_DIRSET_PIN24_Output (1UL)
- #define GPIO_DIRSET_PIN24_Set (1UL)
- #define GPIO_DIRSET_PIN23_Pos (23UL)
- #define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos)
- #define GPIO_DIRSET_PIN23_Input (0UL)
- #define GPIO_DIRSET_PIN23_Output (1UL)
- #define GPIO_DIRSET_PIN23_Set (1UL)
- #define GPIO_DIRSET_PIN22_Pos (22UL)
- #define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos)
- #define GPIO_DIRSET_PIN22_Input (0UL)
- #define GPIO_DIRSET_PIN22_Output (1UL)
- #define GPIO_DIRSET_PIN22_Set (1UL)
- #define GPIO_DIRSET_PIN21_Pos (21UL)
- #define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos)
- #define GPIO_DIRSET_PIN21_Input (0UL)
- #define GPIO_DIRSET_PIN21_Output (1UL)
- #define GPIO_DIRSET_PIN21_Set (1UL)
- #define GPIO_DIRSET_PIN20_Pos (20UL)
- #define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos)
- #define GPIO_DIRSET_PIN20_Input (0UL)
- #define GPIO_DIRSET_PIN20_Output (1UL)
- #define GPIO_DIRSET_PIN20_Set (1UL)
- #define GPIO_DIRSET_PIN19_Pos (19UL)
- #define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos)
- #define GPIO_DIRSET_PIN19_Input (0UL)
- #define GPIO_DIRSET_PIN19_Output (1UL)
- #define GPIO_DIRSET_PIN19_Set (1UL)
- #define GPIO_DIRSET_PIN18_Pos (18UL)
- #define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos)
- #define GPIO_DIRSET_PIN18_Input (0UL)
- #define GPIO_DIRSET_PIN18_Output (1UL)
- #define GPIO_DIRSET_PIN18_Set (1UL)
- #define GPIO_DIRSET_PIN17_Pos (17UL)
- #define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos)
- #define GPIO_DIRSET_PIN17_Input (0UL)
- #define GPIO_DIRSET_PIN17_Output (1UL)
- #define GPIO_DIRSET_PIN17_Set (1UL)
- #define GPIO_DIRSET_PIN16_Pos (16UL)
- #define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos)
- #define GPIO_DIRSET_PIN16_Input (0UL)
- #define GPIO_DIRSET_PIN16_Output (1UL)
- #define GPIO_DIRSET_PIN16_Set (1UL)
- #define GPIO_DIRSET_PIN15_Pos (15UL)
- #define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos)
- #define GPIO_DIRSET_PIN15_Input (0UL)
- #define GPIO_DIRSET_PIN15_Output (1UL)
- #define GPIO_DIRSET_PIN15_Set (1UL)
- #define GPIO_DIRSET_PIN14_Pos (14UL)
- #define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos)
- #define GPIO_DIRSET_PIN14_Input (0UL)
- #define GPIO_DIRSET_PIN14_Output (1UL)
- #define GPIO_DIRSET_PIN14_Set (1UL)
- #define GPIO_DIRSET_PIN13_Pos (13UL)
- #define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos)
- #define GPIO_DIRSET_PIN13_Input (0UL)
- #define GPIO_DIRSET_PIN13_Output (1UL)
- #define GPIO_DIRSET_PIN13_Set (1UL)
- #define GPIO_DIRSET_PIN12_Pos (12UL)
- #define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos)
- #define GPIO_DIRSET_PIN12_Input (0UL)
- #define GPIO_DIRSET_PIN12_Output (1UL)
- #define GPIO_DIRSET_PIN12_Set (1UL)
- #define GPIO_DIRSET_PIN11_Pos (11UL)
- #define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos)
- #define GPIO_DIRSET_PIN11_Input (0UL)
- #define GPIO_DIRSET_PIN11_Output (1UL)
- #define GPIO_DIRSET_PIN11_Set (1UL)
- #define GPIO_DIRSET_PIN10_Pos (10UL)
- #define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos)
- #define GPIO_DIRSET_PIN10_Input (0UL)
- #define GPIO_DIRSET_PIN10_Output (1UL)
- #define GPIO_DIRSET_PIN10_Set (1UL)
- #define GPIO_DIRSET_PIN9_Pos (9UL)
- #define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos)
- #define GPIO_DIRSET_PIN9_Input (0UL)
- #define GPIO_DIRSET_PIN9_Output (1UL)
- #define GPIO_DIRSET_PIN9_Set (1UL)
- #define GPIO_DIRSET_PIN8_Pos (8UL)
- #define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos)
- #define GPIO_DIRSET_PIN8_Input (0UL)
- #define GPIO_DIRSET_PIN8_Output (1UL)
- #define GPIO_DIRSET_PIN8_Set (1UL)
- #define GPIO_DIRSET_PIN7_Pos (7UL)
- #define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos)
- #define GPIO_DIRSET_PIN7_Input (0UL)
- #define GPIO_DIRSET_PIN7_Output (1UL)
- #define GPIO_DIRSET_PIN7_Set (1UL)
- #define GPIO_DIRSET_PIN6_Pos (6UL)
- #define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos)
- #define GPIO_DIRSET_PIN6_Input (0UL)
- #define GPIO_DIRSET_PIN6_Output (1UL)
- #define GPIO_DIRSET_PIN6_Set (1UL)
- #define GPIO_DIRSET_PIN5_Pos (5UL)
- #define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos)
- #define GPIO_DIRSET_PIN5_Input (0UL)
- #define GPIO_DIRSET_PIN5_Output (1UL)
- #define GPIO_DIRSET_PIN5_Set (1UL)
- #define GPIO_DIRSET_PIN4_Pos (4UL)
- #define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos)
- #define GPIO_DIRSET_PIN4_Input (0UL)
- #define GPIO_DIRSET_PIN4_Output (1UL)
- #define GPIO_DIRSET_PIN4_Set (1UL)
- #define GPIO_DIRSET_PIN3_Pos (3UL)
- #define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos)
- #define GPIO_DIRSET_PIN3_Input (0UL)
- #define GPIO_DIRSET_PIN3_Output (1UL)
- #define GPIO_DIRSET_PIN3_Set (1UL)
- #define GPIO_DIRSET_PIN2_Pos (2UL)
- #define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos)
- #define GPIO_DIRSET_PIN2_Input (0UL)
- #define GPIO_DIRSET_PIN2_Output (1UL)
- #define GPIO_DIRSET_PIN2_Set (1UL)
- #define GPIO_DIRSET_PIN1_Pos (1UL)
- #define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos)
- #define GPIO_DIRSET_PIN1_Input (0UL)
- #define GPIO_DIRSET_PIN1_Output (1UL)
- #define GPIO_DIRSET_PIN1_Set (1UL)
- #define GPIO_DIRSET_PIN0_Pos (0UL)
- #define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos)
- #define GPIO_DIRSET_PIN0_Input (0UL)
- #define GPIO_DIRSET_PIN0_Output (1UL)
- #define GPIO_DIRSET_PIN0_Set (1UL)
- #define GPIO_DIRCLR_PIN31_Pos (31UL)
- #define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos)
- #define GPIO_DIRCLR_PIN31_Input (0UL)
- #define GPIO_DIRCLR_PIN31_Output (1UL)
- #define GPIO_DIRCLR_PIN31_Clear (1UL)
- #define GPIO_DIRCLR_PIN30_Pos (30UL)
- #define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos)
- #define GPIO_DIRCLR_PIN30_Input (0UL)
- #define GPIO_DIRCLR_PIN30_Output (1UL)
- #define GPIO_DIRCLR_PIN30_Clear (1UL)
- #define GPIO_DIRCLR_PIN29_Pos (29UL)
- #define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos)
- #define GPIO_DIRCLR_PIN29_Input (0UL)
- #define GPIO_DIRCLR_PIN29_Output (1UL)
- #define GPIO_DIRCLR_PIN29_Clear (1UL)
- #define GPIO_DIRCLR_PIN28_Pos (28UL)
- #define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos)
- #define GPIO_DIRCLR_PIN28_Input (0UL)
- #define GPIO_DIRCLR_PIN28_Output (1UL)
- #define GPIO_DIRCLR_PIN28_Clear (1UL)
- #define GPIO_DIRCLR_PIN27_Pos (27UL)
- #define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos)
- #define GPIO_DIRCLR_PIN27_Input (0UL)
- #define GPIO_DIRCLR_PIN27_Output (1UL)
- #define GPIO_DIRCLR_PIN27_Clear (1UL)
- #define GPIO_DIRCLR_PIN26_Pos (26UL)
- #define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos)
- #define GPIO_DIRCLR_PIN26_Input (0UL)
- #define GPIO_DIRCLR_PIN26_Output (1UL)
- #define GPIO_DIRCLR_PIN26_Clear (1UL)
- #define GPIO_DIRCLR_PIN25_Pos (25UL)
- #define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos)
- #define GPIO_DIRCLR_PIN25_Input (0UL)
- #define GPIO_DIRCLR_PIN25_Output (1UL)
- #define GPIO_DIRCLR_PIN25_Clear (1UL)
- #define GPIO_DIRCLR_PIN24_Pos (24UL)
- #define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos)
- #define GPIO_DIRCLR_PIN24_Input (0UL)
- #define GPIO_DIRCLR_PIN24_Output (1UL)
- #define GPIO_DIRCLR_PIN24_Clear (1UL)
- #define GPIO_DIRCLR_PIN23_Pos (23UL)
- #define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos)
- #define GPIO_DIRCLR_PIN23_Input (0UL)
- #define GPIO_DIRCLR_PIN23_Output (1UL)
- #define GPIO_DIRCLR_PIN23_Clear (1UL)
- #define GPIO_DIRCLR_PIN22_Pos (22UL)
- #define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos)
- #define GPIO_DIRCLR_PIN22_Input (0UL)
- #define GPIO_DIRCLR_PIN22_Output (1UL)
- #define GPIO_DIRCLR_PIN22_Clear (1UL)
- #define GPIO_DIRCLR_PIN21_Pos (21UL)
- #define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos)
- #define GPIO_DIRCLR_PIN21_Input (0UL)
- #define GPIO_DIRCLR_PIN21_Output (1UL)
- #define GPIO_DIRCLR_PIN21_Clear (1UL)
- #define GPIO_DIRCLR_PIN20_Pos (20UL)
- #define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos)
- #define GPIO_DIRCLR_PIN20_Input (0UL)
- #define GPIO_DIRCLR_PIN20_Output (1UL)
- #define GPIO_DIRCLR_PIN20_Clear (1UL)
- #define GPIO_DIRCLR_PIN19_Pos (19UL)
- #define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos)
- #define GPIO_DIRCLR_PIN19_Input (0UL)
- #define GPIO_DIRCLR_PIN19_Output (1UL)
- #define GPIO_DIRCLR_PIN19_Clear (1UL)
- #define GPIO_DIRCLR_PIN18_Pos (18UL)
- #define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos)
- #define GPIO_DIRCLR_PIN18_Input (0UL)
- #define GPIO_DIRCLR_PIN18_Output (1UL)
- #define GPIO_DIRCLR_PIN18_Clear (1UL)
- #define GPIO_DIRCLR_PIN17_Pos (17UL)
- #define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos)
- #define GPIO_DIRCLR_PIN17_Input (0UL)
- #define GPIO_DIRCLR_PIN17_Output (1UL)
- #define GPIO_DIRCLR_PIN17_Clear (1UL)
- #define GPIO_DIRCLR_PIN16_Pos (16UL)
- #define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos)
- #define GPIO_DIRCLR_PIN16_Input (0UL)
- #define GPIO_DIRCLR_PIN16_Output (1UL)
- #define GPIO_DIRCLR_PIN16_Clear (1UL)
- #define GPIO_DIRCLR_PIN15_Pos (15UL)
- #define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos)
- #define GPIO_DIRCLR_PIN15_Input (0UL)
- #define GPIO_DIRCLR_PIN15_Output (1UL)
- #define GPIO_DIRCLR_PIN15_Clear (1UL)
- #define GPIO_DIRCLR_PIN14_Pos (14UL)
- #define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos)
- #define GPIO_DIRCLR_PIN14_Input (0UL)
- #define GPIO_DIRCLR_PIN14_Output (1UL)
- #define GPIO_DIRCLR_PIN14_Clear (1UL)
- #define GPIO_DIRCLR_PIN13_Pos (13UL)
- #define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos)
- #define GPIO_DIRCLR_PIN13_Input (0UL)
- #define GPIO_DIRCLR_PIN13_Output (1UL)
- #define GPIO_DIRCLR_PIN13_Clear (1UL)
- #define GPIO_DIRCLR_PIN12_Pos (12UL)
- #define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos)
- #define GPIO_DIRCLR_PIN12_Input (0UL)
- #define GPIO_DIRCLR_PIN12_Output (1UL)
- #define GPIO_DIRCLR_PIN12_Clear (1UL)
- #define GPIO_DIRCLR_PIN11_Pos (11UL)
- #define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos)
- #define GPIO_DIRCLR_PIN11_Input (0UL)
- #define GPIO_DIRCLR_PIN11_Output (1UL)
- #define GPIO_DIRCLR_PIN11_Clear (1UL)
- #define GPIO_DIRCLR_PIN10_Pos (10UL)
- #define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos)
- #define GPIO_DIRCLR_PIN10_Input (0UL)
- #define GPIO_DIRCLR_PIN10_Output (1UL)
- #define GPIO_DIRCLR_PIN10_Clear (1UL)
- #define GPIO_DIRCLR_PIN9_Pos (9UL)
- #define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos)
- #define GPIO_DIRCLR_PIN9_Input (0UL)
- #define GPIO_DIRCLR_PIN9_Output (1UL)
- #define GPIO_DIRCLR_PIN9_Clear (1UL)
- #define GPIO_DIRCLR_PIN8_Pos (8UL)
- #define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos)
- #define GPIO_DIRCLR_PIN8_Input (0UL)
- #define GPIO_DIRCLR_PIN8_Output (1UL)
- #define GPIO_DIRCLR_PIN8_Clear (1UL)
- #define GPIO_DIRCLR_PIN7_Pos (7UL)
- #define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos)
- #define GPIO_DIRCLR_PIN7_Input (0UL)
- #define GPIO_DIRCLR_PIN7_Output (1UL)
- #define GPIO_DIRCLR_PIN7_Clear (1UL)
- #define GPIO_DIRCLR_PIN6_Pos (6UL)
- #define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos)
- #define GPIO_DIRCLR_PIN6_Input (0UL)
- #define GPIO_DIRCLR_PIN6_Output (1UL)
- #define GPIO_DIRCLR_PIN6_Clear (1UL)
- #define GPIO_DIRCLR_PIN5_Pos (5UL)
- #define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos)
- #define GPIO_DIRCLR_PIN5_Input (0UL)
- #define GPIO_DIRCLR_PIN5_Output (1UL)
- #define GPIO_DIRCLR_PIN5_Clear (1UL)
- #define GPIO_DIRCLR_PIN4_Pos (4UL)
- #define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos)
- #define GPIO_DIRCLR_PIN4_Input (0UL)
- #define GPIO_DIRCLR_PIN4_Output (1UL)
- #define GPIO_DIRCLR_PIN4_Clear (1UL)
- #define GPIO_DIRCLR_PIN3_Pos (3UL)
- #define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos)
- #define GPIO_DIRCLR_PIN3_Input (0UL)
- #define GPIO_DIRCLR_PIN3_Output (1UL)
- #define GPIO_DIRCLR_PIN3_Clear (1UL)
- #define GPIO_DIRCLR_PIN2_Pos (2UL)
- #define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos)
- #define GPIO_DIRCLR_PIN2_Input (0UL)
- #define GPIO_DIRCLR_PIN2_Output (1UL)
- #define GPIO_DIRCLR_PIN2_Clear (1UL)
- #define GPIO_DIRCLR_PIN1_Pos (1UL)
- #define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos)
- #define GPIO_DIRCLR_PIN1_Input (0UL)
- #define GPIO_DIRCLR_PIN1_Output (1UL)
- #define GPIO_DIRCLR_PIN1_Clear (1UL)
- #define GPIO_DIRCLR_PIN0_Pos (0UL)
- #define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos)
- #define GPIO_DIRCLR_PIN0_Input (0UL)
- #define GPIO_DIRCLR_PIN0_Output (1UL)
- #define GPIO_DIRCLR_PIN0_Clear (1UL)
- #define GPIO_LATCH_PIN31_Pos (31UL)
- #define GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos)
- #define GPIO_LATCH_PIN31_NotLatched (0UL)
- #define GPIO_LATCH_PIN31_Latched (1UL)
- #define GPIO_LATCH_PIN30_Pos (30UL)
- #define GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos)
- #define GPIO_LATCH_PIN30_NotLatched (0UL)
- #define GPIO_LATCH_PIN30_Latched (1UL)
- #define GPIO_LATCH_PIN29_Pos (29UL)
- #define GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos)
- #define GPIO_LATCH_PIN29_NotLatched (0UL)
- #define GPIO_LATCH_PIN29_Latched (1UL)
- #define GPIO_LATCH_PIN28_Pos (28UL)
- #define GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos)
- #define GPIO_LATCH_PIN28_NotLatched (0UL)
- #define GPIO_LATCH_PIN28_Latched (1UL)
- #define GPIO_LATCH_PIN27_Pos (27UL)
- #define GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos)
- #define GPIO_LATCH_PIN27_NotLatched (0UL)
- #define GPIO_LATCH_PIN27_Latched (1UL)
- #define GPIO_LATCH_PIN26_Pos (26UL)
- #define GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos)
- #define GPIO_LATCH_PIN26_NotLatched (0UL)
- #define GPIO_LATCH_PIN26_Latched (1UL)
- #define GPIO_LATCH_PIN25_Pos (25UL)
- #define GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos)
- #define GPIO_LATCH_PIN25_NotLatched (0UL)
- #define GPIO_LATCH_PIN25_Latched (1UL)
- #define GPIO_LATCH_PIN24_Pos (24UL)
- #define GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos)
- #define GPIO_LATCH_PIN24_NotLatched (0UL)
- #define GPIO_LATCH_PIN24_Latched (1UL)
- #define GPIO_LATCH_PIN23_Pos (23UL)
- #define GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos)
- #define GPIO_LATCH_PIN23_NotLatched (0UL)
- #define GPIO_LATCH_PIN23_Latched (1UL)
- #define GPIO_LATCH_PIN22_Pos (22UL)
- #define GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos)
- #define GPIO_LATCH_PIN22_NotLatched (0UL)
- #define GPIO_LATCH_PIN22_Latched (1UL)
- #define GPIO_LATCH_PIN21_Pos (21UL)
- #define GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos)
- #define GPIO_LATCH_PIN21_NotLatched (0UL)
- #define GPIO_LATCH_PIN21_Latched (1UL)
- #define GPIO_LATCH_PIN20_Pos (20UL)
- #define GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos)
- #define GPIO_LATCH_PIN20_NotLatched (0UL)
- #define GPIO_LATCH_PIN20_Latched (1UL)
- #define GPIO_LATCH_PIN19_Pos (19UL)
- #define GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos)
- #define GPIO_LATCH_PIN19_NotLatched (0UL)
- #define GPIO_LATCH_PIN19_Latched (1UL)
- #define GPIO_LATCH_PIN18_Pos (18UL)
- #define GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos)
- #define GPIO_LATCH_PIN18_NotLatched (0UL)
- #define GPIO_LATCH_PIN18_Latched (1UL)
- #define GPIO_LATCH_PIN17_Pos (17UL)
- #define GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos)
- #define GPIO_LATCH_PIN17_NotLatched (0UL)
- #define GPIO_LATCH_PIN17_Latched (1UL)
- #define GPIO_LATCH_PIN16_Pos (16UL)
- #define GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos)
- #define GPIO_LATCH_PIN16_NotLatched (0UL)
- #define GPIO_LATCH_PIN16_Latched (1UL)
- #define GPIO_LATCH_PIN15_Pos (15UL)
- #define GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos)
- #define GPIO_LATCH_PIN15_NotLatched (0UL)
- #define GPIO_LATCH_PIN15_Latched (1UL)
- #define GPIO_LATCH_PIN14_Pos (14UL)
- #define GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos)
- #define GPIO_LATCH_PIN14_NotLatched (0UL)
- #define GPIO_LATCH_PIN14_Latched (1UL)
- #define GPIO_LATCH_PIN13_Pos (13UL)
- #define GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos)
- #define GPIO_LATCH_PIN13_NotLatched (0UL)
- #define GPIO_LATCH_PIN13_Latched (1UL)
- #define GPIO_LATCH_PIN12_Pos (12UL)
- #define GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos)
- #define GPIO_LATCH_PIN12_NotLatched (0UL)
- #define GPIO_LATCH_PIN12_Latched (1UL)
- #define GPIO_LATCH_PIN11_Pos (11UL)
- #define GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos)
- #define GPIO_LATCH_PIN11_NotLatched (0UL)
- #define GPIO_LATCH_PIN11_Latched (1UL)
- #define GPIO_LATCH_PIN10_Pos (10UL)
- #define GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos)
- #define GPIO_LATCH_PIN10_NotLatched (0UL)
- #define GPIO_LATCH_PIN10_Latched (1UL)
- #define GPIO_LATCH_PIN9_Pos (9UL)
- #define GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos)
- #define GPIO_LATCH_PIN9_NotLatched (0UL)
- #define GPIO_LATCH_PIN9_Latched (1UL)
- #define GPIO_LATCH_PIN8_Pos (8UL)
- #define GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos)
- #define GPIO_LATCH_PIN8_NotLatched (0UL)
- #define GPIO_LATCH_PIN8_Latched (1UL)
- #define GPIO_LATCH_PIN7_Pos (7UL)
- #define GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos)
- #define GPIO_LATCH_PIN7_NotLatched (0UL)
- #define GPIO_LATCH_PIN7_Latched (1UL)
- #define GPIO_LATCH_PIN6_Pos (6UL)
- #define GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos)
- #define GPIO_LATCH_PIN6_NotLatched (0UL)
- #define GPIO_LATCH_PIN6_Latched (1UL)
- #define GPIO_LATCH_PIN5_Pos (5UL)
- #define GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos)
- #define GPIO_LATCH_PIN5_NotLatched (0UL)
- #define GPIO_LATCH_PIN5_Latched (1UL)
- #define GPIO_LATCH_PIN4_Pos (4UL)
- #define GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos)
- #define GPIO_LATCH_PIN4_NotLatched (0UL)
- #define GPIO_LATCH_PIN4_Latched (1UL)
- #define GPIO_LATCH_PIN3_Pos (3UL)
- #define GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos)
- #define GPIO_LATCH_PIN3_NotLatched (0UL)
- #define GPIO_LATCH_PIN3_Latched (1UL)
- #define GPIO_LATCH_PIN2_Pos (2UL)
- #define GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos)
- #define GPIO_LATCH_PIN2_NotLatched (0UL)
- #define GPIO_LATCH_PIN2_Latched (1UL)
- #define GPIO_LATCH_PIN1_Pos (1UL)
- #define GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos)
- #define GPIO_LATCH_PIN1_NotLatched (0UL)
- #define GPIO_LATCH_PIN1_Latched (1UL)
- #define GPIO_LATCH_PIN0_Pos (0UL)
- #define GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos)
- #define GPIO_LATCH_PIN0_NotLatched (0UL)
- #define GPIO_LATCH_PIN0_Latched (1UL)
- #define GPIO_DETECTMODE_DETECTMODE_Pos (0UL)
- #define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos)
- #define GPIO_DETECTMODE_DETECTMODE_Default (0UL)
- #define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL)
- #define GPIO_PIN_CNF_SENSE_Pos (16UL)
- #define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos)
- #define GPIO_PIN_CNF_SENSE_Disabled (0UL)
- #define GPIO_PIN_CNF_SENSE_High (2UL)
- #define GPIO_PIN_CNF_SENSE_Low (3UL)
- #define GPIO_PIN_CNF_DRIVE_Pos (8UL)
- #define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos)
- #define GPIO_PIN_CNF_DRIVE_S0S1 (0UL)
- #define GPIO_PIN_CNF_DRIVE_H0S1 (1UL)
- #define GPIO_PIN_CNF_DRIVE_S0H1 (2UL)
- #define GPIO_PIN_CNF_DRIVE_H0H1 (3UL)
- #define GPIO_PIN_CNF_DRIVE_D0S1 (4UL)
- #define GPIO_PIN_CNF_DRIVE_D0H1 (5UL)
- #define GPIO_PIN_CNF_DRIVE_S0D1 (6UL)
- #define GPIO_PIN_CNF_DRIVE_H0D1 (7UL)
- #define GPIO_PIN_CNF_PULL_Pos (2UL)
- #define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos)
- #define GPIO_PIN_CNF_PULL_Disabled (0UL)
- #define GPIO_PIN_CNF_PULL_Pulldown (1UL)
- #define GPIO_PIN_CNF_PULL_Pullup (3UL)
- #define GPIO_PIN_CNF_INPUT_Pos (1UL)
- #define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos)
- #define GPIO_PIN_CNF_INPUT_Connect (0UL)
- #define GPIO_PIN_CNF_INPUT_Disconnect (1UL)
- #define GPIO_PIN_CNF_DIR_Pos (0UL)
- #define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos)
- #define GPIO_PIN_CNF_DIR_Input (0UL)
- #define GPIO_PIN_CNF_DIR_Output (1UL)
- #define PDM_INTEN_END_Pos (2UL)
- #define PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos)
- #define PDM_INTEN_END_Disabled (0UL)
- #define PDM_INTEN_END_Enabled (1UL)
- #define PDM_INTEN_STOPPED_Pos (1UL)
- #define PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos)
- #define PDM_INTEN_STOPPED_Disabled (0UL)
- #define PDM_INTEN_STOPPED_Enabled (1UL)
- #define PDM_INTEN_STARTED_Pos (0UL)
- #define PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos)
- #define PDM_INTEN_STARTED_Disabled (0UL)
- #define PDM_INTEN_STARTED_Enabled (1UL)
- #define PDM_INTENSET_END_Pos (2UL)
- #define PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos)
- #define PDM_INTENSET_END_Disabled (0UL)
- #define PDM_INTENSET_END_Enabled (1UL)
- #define PDM_INTENSET_END_Set (1UL)
- #define PDM_INTENSET_STOPPED_Pos (1UL)
- #define PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos)
- #define PDM_INTENSET_STOPPED_Disabled (0UL)
- #define PDM_INTENSET_STOPPED_Enabled (1UL)
- #define PDM_INTENSET_STOPPED_Set (1UL)
- #define PDM_INTENSET_STARTED_Pos (0UL)
- #define PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos)
- #define PDM_INTENSET_STARTED_Disabled (0UL)
- #define PDM_INTENSET_STARTED_Enabled (1UL)
- #define PDM_INTENSET_STARTED_Set (1UL)
- #define PDM_INTENCLR_END_Pos (2UL)
- #define PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos)
- #define PDM_INTENCLR_END_Disabled (0UL)
- #define PDM_INTENCLR_END_Enabled (1UL)
- #define PDM_INTENCLR_END_Clear (1UL)
- #define PDM_INTENCLR_STOPPED_Pos (1UL)
- #define PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos)
- #define PDM_INTENCLR_STOPPED_Disabled (0UL)
- #define PDM_INTENCLR_STOPPED_Enabled (1UL)
- #define PDM_INTENCLR_STOPPED_Clear (1UL)
- #define PDM_INTENCLR_STARTED_Pos (0UL)
- #define PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos)
- #define PDM_INTENCLR_STARTED_Disabled (0UL)
- #define PDM_INTENCLR_STARTED_Enabled (1UL)
- #define PDM_INTENCLR_STARTED_Clear (1UL)
- #define PDM_ENABLE_ENABLE_Pos (0UL)
- #define PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos)
- #define PDM_ENABLE_ENABLE_Disabled (0UL)
- #define PDM_ENABLE_ENABLE_Enabled (1UL)
- #define PDM_PDMCLKCTRL_FREQ_Pos (0UL)
- #define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos)
- #define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL)
- #define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL)
- #define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL)
- #define PDM_MODE_EDGE_Pos (1UL)
- #define PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos)
- #define PDM_MODE_EDGE_LeftFalling (0UL)
- #define PDM_MODE_EDGE_LeftRising (1UL)
- #define PDM_MODE_OPERATION_Pos (0UL)
- #define PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos)
- #define PDM_MODE_OPERATION_Stereo (0UL)
- #define PDM_MODE_OPERATION_Mono (1UL)
- #define PDM_GAINL_GAINL_Pos (0UL)
- #define PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos)
- #define PDM_GAINL_GAINL_MinGain (0x00UL)
- #define PDM_GAINL_GAINL_DefaultGain (0x28UL)
- #define PDM_GAINL_GAINL_MaxGain (0x50UL)
- #define PDM_GAINR_GAINR_Pos (0UL)
- #define PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos)
- #define PDM_GAINR_GAINR_MinGain (0x00UL)
- #define PDM_GAINR_GAINR_DefaultGain (0x28UL)
- #define PDM_GAINR_GAINR_MaxGain (0x50UL)
- #define PDM_PSEL_CLK_CONNECT_Pos (31UL)
- #define PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos)
- #define PDM_PSEL_CLK_CONNECT_Connected (0UL)
- #define PDM_PSEL_CLK_CONNECT_Disconnected (1UL)
- #define PDM_PSEL_CLK_PIN_Pos (0UL)
- #define PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos)
- #define PDM_PSEL_DIN_CONNECT_Pos (31UL)
- #define PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos)
- #define PDM_PSEL_DIN_CONNECT_Connected (0UL)
- #define PDM_PSEL_DIN_CONNECT_Disconnected (1UL)
- #define PDM_PSEL_DIN_PIN_Pos (0UL)
- #define PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos)
- #define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL)
- #define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos)
- #define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL)
- #define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos)
- #define POWER_INTENSET_SLEEPEXIT_Pos (6UL)
- #define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos)
- #define POWER_INTENSET_SLEEPEXIT_Disabled (0UL)
- #define POWER_INTENSET_SLEEPEXIT_Enabled (1UL)
- #define POWER_INTENSET_SLEEPEXIT_Set (1UL)
- #define POWER_INTENSET_SLEEPENTER_Pos (5UL)
- #define POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos)
- #define POWER_INTENSET_SLEEPENTER_Disabled (0UL)
- #define POWER_INTENSET_SLEEPENTER_Enabled (1UL)
- #define POWER_INTENSET_SLEEPENTER_Set (1UL)
- #define POWER_INTENSET_POFWARN_Pos (2UL)
- #define POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos)
- #define POWER_INTENSET_POFWARN_Disabled (0UL)
- #define POWER_INTENSET_POFWARN_Enabled (1UL)
- #define POWER_INTENSET_POFWARN_Set (1UL)
- #define POWER_INTENCLR_SLEEPEXIT_Pos (6UL)
- #define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos)
- #define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL)
- #define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL)
- #define POWER_INTENCLR_SLEEPEXIT_Clear (1UL)
- #define POWER_INTENCLR_SLEEPENTER_Pos (5UL)
- #define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos)
- #define POWER_INTENCLR_SLEEPENTER_Disabled (0UL)
- #define POWER_INTENCLR_SLEEPENTER_Enabled (1UL)
- #define POWER_INTENCLR_SLEEPENTER_Clear (1UL)
- #define POWER_INTENCLR_POFWARN_Pos (2UL)
- #define POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos)
- #define POWER_INTENCLR_POFWARN_Disabled (0UL)
- #define POWER_INTENCLR_POFWARN_Enabled (1UL)
- #define POWER_INTENCLR_POFWARN_Clear (1UL)
- #define POWER_RESETREAS_NFC_Pos (19UL)
- #define POWER_RESETREAS_NFC_Msk (0x1UL << POWER_RESETREAS_NFC_Pos)
- #define POWER_RESETREAS_NFC_NotDetected (0UL)
- #define POWER_RESETREAS_NFC_Detected (1UL)
- #define POWER_RESETREAS_DIF_Pos (18UL)
- #define POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos)
- #define POWER_RESETREAS_DIF_NotDetected (0UL)
- #define POWER_RESETREAS_DIF_Detected (1UL)
- #define POWER_RESETREAS_LPCOMP_Pos (17UL)
- #define POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos)
- #define POWER_RESETREAS_LPCOMP_NotDetected (0UL)
- #define POWER_RESETREAS_LPCOMP_Detected (1UL)
- #define POWER_RESETREAS_OFF_Pos (16UL)
- #define POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos)
- #define POWER_RESETREAS_OFF_NotDetected (0UL)
- #define POWER_RESETREAS_OFF_Detected (1UL)
- #define POWER_RESETREAS_LOCKUP_Pos (3UL)
- #define POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos)
- #define POWER_RESETREAS_LOCKUP_NotDetected (0UL)
- #define POWER_RESETREAS_LOCKUP_Detected (1UL)
- #define POWER_RESETREAS_SREQ_Pos (2UL)
- #define POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos)
- #define POWER_RESETREAS_SREQ_NotDetected (0UL)
- #define POWER_RESETREAS_SREQ_Detected (1UL)
- #define POWER_RESETREAS_DOG_Pos (1UL)
- #define POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos)
- #define POWER_RESETREAS_DOG_NotDetected (0UL)
- #define POWER_RESETREAS_DOG_Detected (1UL)
- #define POWER_RESETREAS_RESETPIN_Pos (0UL)
- #define POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos)
- #define POWER_RESETREAS_RESETPIN_NotDetected (0UL)
- #define POWER_RESETREAS_RESETPIN_Detected (1UL)
- #define POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL)
- #define POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos)
- #define POWER_RAMSTATUS_RAMBLOCK3_Off (0UL)
- #define POWER_RAMSTATUS_RAMBLOCK3_On (1UL)
- #define POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL)
- #define POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos)
- #define POWER_RAMSTATUS_RAMBLOCK2_Off (0UL)
- #define POWER_RAMSTATUS_RAMBLOCK2_On (1UL)
- #define POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL)
- #define POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos)
- #define POWER_RAMSTATUS_RAMBLOCK1_Off (0UL)
- #define POWER_RAMSTATUS_RAMBLOCK1_On (1UL)
- #define POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL)
- #define POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos)
- #define POWER_RAMSTATUS_RAMBLOCK0_Off (0UL)
- #define POWER_RAMSTATUS_RAMBLOCK0_On (1UL)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos)
- #define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL)
- #define POWER_POFCON_THRESHOLD_Pos (1UL)
- #define POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos)
- #define POWER_POFCON_THRESHOLD_V17 (4UL)
- #define POWER_POFCON_THRESHOLD_V18 (5UL)
- #define POWER_POFCON_THRESHOLD_V19 (6UL)
- #define POWER_POFCON_THRESHOLD_V20 (7UL)
- #define POWER_POFCON_THRESHOLD_V21 (8UL)
- #define POWER_POFCON_THRESHOLD_V22 (9UL)
- #define POWER_POFCON_THRESHOLD_V23 (10UL)
- #define POWER_POFCON_THRESHOLD_V24 (11UL)
- #define POWER_POFCON_THRESHOLD_V25 (12UL)
- #define POWER_POFCON_THRESHOLD_V26 (13UL)
- #define POWER_POFCON_THRESHOLD_V27 (14UL)
- #define POWER_POFCON_THRESHOLD_V28 (15UL)
- #define POWER_POFCON_POF_Pos (0UL)
- #define POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos)
- #define POWER_POFCON_POF_Disabled (0UL)
- #define POWER_POFCON_POF_Enabled (1UL)
- #define POWER_GPREGRET_GPREGRET_Pos (0UL)
- #define POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos)
- #define POWER_GPREGRET2_GPREGRET_Pos (0UL)
- #define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos)
- #define POWER_RAMON_OFFRAM1_Pos (17UL)
- #define POWER_RAMON_OFFRAM1_Msk (0x1UL << POWER_RAMON_OFFRAM1_Pos)
- #define POWER_RAMON_OFFRAM1_RAM1Off (0UL)
- #define POWER_RAMON_OFFRAM1_RAM1On (1UL)
- #define POWER_RAMON_OFFRAM0_Pos (16UL)
- #define POWER_RAMON_OFFRAM0_Msk (0x1UL << POWER_RAMON_OFFRAM0_Pos)
- #define POWER_RAMON_OFFRAM0_RAM0Off (0UL)
- #define POWER_RAMON_OFFRAM0_RAM0On (1UL)
- #define POWER_RAMON_ONRAM1_Pos (1UL)
- #define POWER_RAMON_ONRAM1_Msk (0x1UL << POWER_RAMON_ONRAM1_Pos)
- #define POWER_RAMON_ONRAM1_RAM1Off (0UL)
- #define POWER_RAMON_ONRAM1_RAM1On (1UL)
- #define POWER_RAMON_ONRAM0_Pos (0UL)
- #define POWER_RAMON_ONRAM0_Msk (0x1UL << POWER_RAMON_ONRAM0_Pos)
- #define POWER_RAMON_ONRAM0_RAM0Off (0UL)
- #define POWER_RAMON_ONRAM0_RAM0On (1UL)
- #define POWER_RAMONB_OFFRAM3_Pos (17UL)
- #define POWER_RAMONB_OFFRAM3_Msk (0x1UL << POWER_RAMONB_OFFRAM3_Pos)
- #define POWER_RAMONB_OFFRAM3_RAM3Off (0UL)
- #define POWER_RAMONB_OFFRAM3_RAM3On (1UL)
- #define POWER_RAMONB_OFFRAM2_Pos (16UL)
- #define POWER_RAMONB_OFFRAM2_Msk (0x1UL << POWER_RAMONB_OFFRAM2_Pos)
- #define POWER_RAMONB_OFFRAM2_RAM2Off (0UL)
- #define POWER_RAMONB_OFFRAM2_RAM2On (1UL)
- #define POWER_RAMONB_ONRAM3_Pos (1UL)
- #define POWER_RAMONB_ONRAM3_Msk (0x1UL << POWER_RAMONB_ONRAM3_Pos)
- #define POWER_RAMONB_ONRAM3_RAM3Off (0UL)
- #define POWER_RAMONB_ONRAM3_RAM3On (1UL)
- #define POWER_RAMONB_ONRAM2_Pos (0UL)
- #define POWER_RAMONB_ONRAM2_Msk (0x1UL << POWER_RAMONB_ONRAM2_Pos)
- #define POWER_RAMONB_ONRAM2_RAM2Off (0UL)
- #define POWER_RAMONB_ONRAM2_RAM2On (1UL)
- #define POWER_DCDCEN_DCDCEN_Pos (0UL)
- #define POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos)
- #define POWER_DCDCEN_DCDCEN_Disabled (0UL)
- #define POWER_DCDCEN_DCDCEN_Enabled (1UL)
- #define POWER_RAM_POWER_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos)
- #define POWER_RAM_POWER_S1RETENTION_Off (0UL)
- #define POWER_RAM_POWER_S1RETENTION_On (1UL)
- #define POWER_RAM_POWER_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos)
- #define POWER_RAM_POWER_S0RETENTION_Off (0UL)
- #define POWER_RAM_POWER_S0RETENTION_On (1UL)
- #define POWER_RAM_POWER_S1POWER_Pos (1UL)
- #define POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos)
- #define POWER_RAM_POWER_S1POWER_Off (0UL)
- #define POWER_RAM_POWER_S1POWER_On (1UL)
- #define POWER_RAM_POWER_S0POWER_Pos (0UL)
- #define POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos)
- #define POWER_RAM_POWER_S0POWER_Off (0UL)
- #define POWER_RAM_POWER_S0POWER_On (1UL)
- #define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos)
- #define POWER_RAM_POWERSET_S1RETENTION_On (1UL)
- #define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos)
- #define POWER_RAM_POWERSET_S0RETENTION_On (1UL)
- #define POWER_RAM_POWERSET_S1POWER_Pos (1UL)
- #define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos)
- #define POWER_RAM_POWERSET_S1POWER_On (1UL)
- #define POWER_RAM_POWERSET_S0POWER_Pos (0UL)
- #define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos)
- #define POWER_RAM_POWERSET_S0POWER_On (1UL)
- #define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL)
- #define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos)
- #define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL)
- #define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL)
- #define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos)
- #define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL)
- #define POWER_RAM_POWERCLR_S1POWER_Pos (1UL)
- #define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos)
- #define POWER_RAM_POWERCLR_S1POWER_Off (1UL)
- #define POWER_RAM_POWERCLR_S0POWER_Pos (0UL)
- #define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos)
- #define POWER_RAM_POWERCLR_S0POWER_Off (1UL)
- #define PPI_CHEN_CH31_Pos (31UL)
- #define PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos)
- #define PPI_CHEN_CH31_Disabled (0UL)
- #define PPI_CHEN_CH31_Enabled (1UL)
- #define PPI_CHEN_CH30_Pos (30UL)
- #define PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos)
- #define PPI_CHEN_CH30_Disabled (0UL)
- #define PPI_CHEN_CH30_Enabled (1UL)
- #define PPI_CHEN_CH29_Pos (29UL)
- #define PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos)
- #define PPI_CHEN_CH29_Disabled (0UL)
- #define PPI_CHEN_CH29_Enabled (1UL)
- #define PPI_CHEN_CH28_Pos (28UL)
- #define PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos)
- #define PPI_CHEN_CH28_Disabled (0UL)
- #define PPI_CHEN_CH28_Enabled (1UL)
- #define PPI_CHEN_CH27_Pos (27UL)
- #define PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos)
- #define PPI_CHEN_CH27_Disabled (0UL)
- #define PPI_CHEN_CH27_Enabled (1UL)
- #define PPI_CHEN_CH26_Pos (26UL)
- #define PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos)
- #define PPI_CHEN_CH26_Disabled (0UL)
- #define PPI_CHEN_CH26_Enabled (1UL)
- #define PPI_CHEN_CH25_Pos (25UL)
- #define PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos)
- #define PPI_CHEN_CH25_Disabled (0UL)
- #define PPI_CHEN_CH25_Enabled (1UL)
- #define PPI_CHEN_CH24_Pos (24UL)
- #define PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos)
- #define PPI_CHEN_CH24_Disabled (0UL)
- #define PPI_CHEN_CH24_Enabled (1UL)
- #define PPI_CHEN_CH23_Pos (23UL)
- #define PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos)
- #define PPI_CHEN_CH23_Disabled (0UL)
- #define PPI_CHEN_CH23_Enabled (1UL)
- #define PPI_CHEN_CH22_Pos (22UL)
- #define PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos)
- #define PPI_CHEN_CH22_Disabled (0UL)
- #define PPI_CHEN_CH22_Enabled (1UL)
- #define PPI_CHEN_CH21_Pos (21UL)
- #define PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos)
- #define PPI_CHEN_CH21_Disabled (0UL)
- #define PPI_CHEN_CH21_Enabled (1UL)
- #define PPI_CHEN_CH20_Pos (20UL)
- #define PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos)
- #define PPI_CHEN_CH20_Disabled (0UL)
- #define PPI_CHEN_CH20_Enabled (1UL)
- #define PPI_CHEN_CH19_Pos (19UL)
- #define PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos)
- #define PPI_CHEN_CH19_Disabled (0UL)
- #define PPI_CHEN_CH19_Enabled (1UL)
- #define PPI_CHEN_CH18_Pos (18UL)
- #define PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos)
- #define PPI_CHEN_CH18_Disabled (0UL)
- #define PPI_CHEN_CH18_Enabled (1UL)
- #define PPI_CHEN_CH17_Pos (17UL)
- #define PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos)
- #define PPI_CHEN_CH17_Disabled (0UL)
- #define PPI_CHEN_CH17_Enabled (1UL)
- #define PPI_CHEN_CH16_Pos (16UL)
- #define PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos)
- #define PPI_CHEN_CH16_Disabled (0UL)
- #define PPI_CHEN_CH16_Enabled (1UL)
- #define PPI_CHEN_CH15_Pos (15UL)
- #define PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos)
- #define PPI_CHEN_CH15_Disabled (0UL)
- #define PPI_CHEN_CH15_Enabled (1UL)
- #define PPI_CHEN_CH14_Pos (14UL)
- #define PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos)
- #define PPI_CHEN_CH14_Disabled (0UL)
- #define PPI_CHEN_CH14_Enabled (1UL)
- #define PPI_CHEN_CH13_Pos (13UL)
- #define PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos)
- #define PPI_CHEN_CH13_Disabled (0UL)
- #define PPI_CHEN_CH13_Enabled (1UL)
- #define PPI_CHEN_CH12_Pos (12UL)
- #define PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos)
- #define PPI_CHEN_CH12_Disabled (0UL)
- #define PPI_CHEN_CH12_Enabled (1UL)
- #define PPI_CHEN_CH11_Pos (11UL)
- #define PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos)
- #define PPI_CHEN_CH11_Disabled (0UL)
- #define PPI_CHEN_CH11_Enabled (1UL)
- #define PPI_CHEN_CH10_Pos (10UL)
- #define PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos)
- #define PPI_CHEN_CH10_Disabled (0UL)
- #define PPI_CHEN_CH10_Enabled (1UL)
- #define PPI_CHEN_CH9_Pos (9UL)
- #define PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos)
- #define PPI_CHEN_CH9_Disabled (0UL)
- #define PPI_CHEN_CH9_Enabled (1UL)
- #define PPI_CHEN_CH8_Pos (8UL)
- #define PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos)
- #define PPI_CHEN_CH8_Disabled (0UL)
- #define PPI_CHEN_CH8_Enabled (1UL)
- #define PPI_CHEN_CH7_Pos (7UL)
- #define PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos)
- #define PPI_CHEN_CH7_Disabled (0UL)
- #define PPI_CHEN_CH7_Enabled (1UL)
- #define PPI_CHEN_CH6_Pos (6UL)
- #define PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos)
- #define PPI_CHEN_CH6_Disabled (0UL)
- #define PPI_CHEN_CH6_Enabled (1UL)
- #define PPI_CHEN_CH5_Pos (5UL)
- #define PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos)
- #define PPI_CHEN_CH5_Disabled (0UL)
- #define PPI_CHEN_CH5_Enabled (1UL)
- #define PPI_CHEN_CH4_Pos (4UL)
- #define PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos)
- #define PPI_CHEN_CH4_Disabled (0UL)
- #define PPI_CHEN_CH4_Enabled (1UL)
- #define PPI_CHEN_CH3_Pos (3UL)
- #define PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos)
- #define PPI_CHEN_CH3_Disabled (0UL)
- #define PPI_CHEN_CH3_Enabled (1UL)
- #define PPI_CHEN_CH2_Pos (2UL)
- #define PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos)
- #define PPI_CHEN_CH2_Disabled (0UL)
- #define PPI_CHEN_CH2_Enabled (1UL)
- #define PPI_CHEN_CH1_Pos (1UL)
- #define PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos)
- #define PPI_CHEN_CH1_Disabled (0UL)
- #define PPI_CHEN_CH1_Enabled (1UL)
- #define PPI_CHEN_CH0_Pos (0UL)
- #define PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos)
- #define PPI_CHEN_CH0_Disabled (0UL)
- #define PPI_CHEN_CH0_Enabled (1UL)
- #define PPI_CHENSET_CH31_Pos (31UL)
- #define PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos)
- #define PPI_CHENSET_CH31_Disabled (0UL)
- #define PPI_CHENSET_CH31_Enabled (1UL)
- #define PPI_CHENSET_CH31_Set (1UL)
- #define PPI_CHENSET_CH30_Pos (30UL)
- #define PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos)
- #define PPI_CHENSET_CH30_Disabled (0UL)
- #define PPI_CHENSET_CH30_Enabled (1UL)
- #define PPI_CHENSET_CH30_Set (1UL)
- #define PPI_CHENSET_CH29_Pos (29UL)
- #define PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos)
- #define PPI_CHENSET_CH29_Disabled (0UL)
- #define PPI_CHENSET_CH29_Enabled (1UL)
- #define PPI_CHENSET_CH29_Set (1UL)
- #define PPI_CHENSET_CH28_Pos (28UL)
- #define PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos)
- #define PPI_CHENSET_CH28_Disabled (0UL)
- #define PPI_CHENSET_CH28_Enabled (1UL)
- #define PPI_CHENSET_CH28_Set (1UL)
- #define PPI_CHENSET_CH27_Pos (27UL)
- #define PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos)
- #define PPI_CHENSET_CH27_Disabled (0UL)
- #define PPI_CHENSET_CH27_Enabled (1UL)
- #define PPI_CHENSET_CH27_Set (1UL)
- #define PPI_CHENSET_CH26_Pos (26UL)
- #define PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos)
- #define PPI_CHENSET_CH26_Disabled (0UL)
- #define PPI_CHENSET_CH26_Enabled (1UL)
- #define PPI_CHENSET_CH26_Set (1UL)
- #define PPI_CHENSET_CH25_Pos (25UL)
- #define PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos)
- #define PPI_CHENSET_CH25_Disabled (0UL)
- #define PPI_CHENSET_CH25_Enabled (1UL)
- #define PPI_CHENSET_CH25_Set (1UL)
- #define PPI_CHENSET_CH24_Pos (24UL)
- #define PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos)
- #define PPI_CHENSET_CH24_Disabled (0UL)
- #define PPI_CHENSET_CH24_Enabled (1UL)
- #define PPI_CHENSET_CH24_Set (1UL)
- #define PPI_CHENSET_CH23_Pos (23UL)
- #define PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos)
- #define PPI_CHENSET_CH23_Disabled (0UL)
- #define PPI_CHENSET_CH23_Enabled (1UL)
- #define PPI_CHENSET_CH23_Set (1UL)
- #define PPI_CHENSET_CH22_Pos (22UL)
- #define PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos)
- #define PPI_CHENSET_CH22_Disabled (0UL)
- #define PPI_CHENSET_CH22_Enabled (1UL)
- #define PPI_CHENSET_CH22_Set (1UL)
- #define PPI_CHENSET_CH21_Pos (21UL)
- #define PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos)
- #define PPI_CHENSET_CH21_Disabled (0UL)
- #define PPI_CHENSET_CH21_Enabled (1UL)
- #define PPI_CHENSET_CH21_Set (1UL)
- #define PPI_CHENSET_CH20_Pos (20UL)
- #define PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos)
- #define PPI_CHENSET_CH20_Disabled (0UL)
- #define PPI_CHENSET_CH20_Enabled (1UL)
- #define PPI_CHENSET_CH20_Set (1UL)
- #define PPI_CHENSET_CH19_Pos (19UL)
- #define PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos)
- #define PPI_CHENSET_CH19_Disabled (0UL)
- #define PPI_CHENSET_CH19_Enabled (1UL)
- #define PPI_CHENSET_CH19_Set (1UL)
- #define PPI_CHENSET_CH18_Pos (18UL)
- #define PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos)
- #define PPI_CHENSET_CH18_Disabled (0UL)
- #define PPI_CHENSET_CH18_Enabled (1UL)
- #define PPI_CHENSET_CH18_Set (1UL)
- #define PPI_CHENSET_CH17_Pos (17UL)
- #define PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos)
- #define PPI_CHENSET_CH17_Disabled (0UL)
- #define PPI_CHENSET_CH17_Enabled (1UL)
- #define PPI_CHENSET_CH17_Set (1UL)
- #define PPI_CHENSET_CH16_Pos (16UL)
- #define PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos)
- #define PPI_CHENSET_CH16_Disabled (0UL)
- #define PPI_CHENSET_CH16_Enabled (1UL)
- #define PPI_CHENSET_CH16_Set (1UL)
- #define PPI_CHENSET_CH15_Pos (15UL)
- #define PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos)
- #define PPI_CHENSET_CH15_Disabled (0UL)
- #define PPI_CHENSET_CH15_Enabled (1UL)
- #define PPI_CHENSET_CH15_Set (1UL)
- #define PPI_CHENSET_CH14_Pos (14UL)
- #define PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos)
- #define PPI_CHENSET_CH14_Disabled (0UL)
- #define PPI_CHENSET_CH14_Enabled (1UL)
- #define PPI_CHENSET_CH14_Set (1UL)
- #define PPI_CHENSET_CH13_Pos (13UL)
- #define PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos)
- #define PPI_CHENSET_CH13_Disabled (0UL)
- #define PPI_CHENSET_CH13_Enabled (1UL)
- #define PPI_CHENSET_CH13_Set (1UL)
- #define PPI_CHENSET_CH12_Pos (12UL)
- #define PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos)
- #define PPI_CHENSET_CH12_Disabled (0UL)
- #define PPI_CHENSET_CH12_Enabled (1UL)
- #define PPI_CHENSET_CH12_Set (1UL)
- #define PPI_CHENSET_CH11_Pos (11UL)
- #define PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos)
- #define PPI_CHENSET_CH11_Disabled (0UL)
- #define PPI_CHENSET_CH11_Enabled (1UL)
- #define PPI_CHENSET_CH11_Set (1UL)
- #define PPI_CHENSET_CH10_Pos (10UL)
- #define PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos)
- #define PPI_CHENSET_CH10_Disabled (0UL)
- #define PPI_CHENSET_CH10_Enabled (1UL)
- #define PPI_CHENSET_CH10_Set (1UL)
- #define PPI_CHENSET_CH9_Pos (9UL)
- #define PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos)
- #define PPI_CHENSET_CH9_Disabled (0UL)
- #define PPI_CHENSET_CH9_Enabled (1UL)
- #define PPI_CHENSET_CH9_Set (1UL)
- #define PPI_CHENSET_CH8_Pos (8UL)
- #define PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos)
- #define PPI_CHENSET_CH8_Disabled (0UL)
- #define PPI_CHENSET_CH8_Enabled (1UL)
- #define PPI_CHENSET_CH8_Set (1UL)
- #define PPI_CHENSET_CH7_Pos (7UL)
- #define PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos)
- #define PPI_CHENSET_CH7_Disabled (0UL)
- #define PPI_CHENSET_CH7_Enabled (1UL)
- #define PPI_CHENSET_CH7_Set (1UL)
- #define PPI_CHENSET_CH6_Pos (6UL)
- #define PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos)
- #define PPI_CHENSET_CH6_Disabled (0UL)
- #define PPI_CHENSET_CH6_Enabled (1UL)
- #define PPI_CHENSET_CH6_Set (1UL)
- #define PPI_CHENSET_CH5_Pos (5UL)
- #define PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos)
- #define PPI_CHENSET_CH5_Disabled (0UL)
- #define PPI_CHENSET_CH5_Enabled (1UL)
- #define PPI_CHENSET_CH5_Set (1UL)
- #define PPI_CHENSET_CH4_Pos (4UL)
- #define PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos)
- #define PPI_CHENSET_CH4_Disabled (0UL)
- #define PPI_CHENSET_CH4_Enabled (1UL)
- #define PPI_CHENSET_CH4_Set (1UL)
- #define PPI_CHENSET_CH3_Pos (3UL)
- #define PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos)
- #define PPI_CHENSET_CH3_Disabled (0UL)
- #define PPI_CHENSET_CH3_Enabled (1UL)
- #define PPI_CHENSET_CH3_Set (1UL)
- #define PPI_CHENSET_CH2_Pos (2UL)
- #define PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos)
- #define PPI_CHENSET_CH2_Disabled (0UL)
- #define PPI_CHENSET_CH2_Enabled (1UL)
- #define PPI_CHENSET_CH2_Set (1UL)
- #define PPI_CHENSET_CH1_Pos (1UL)
- #define PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos)
- #define PPI_CHENSET_CH1_Disabled (0UL)
- #define PPI_CHENSET_CH1_Enabled (1UL)
- #define PPI_CHENSET_CH1_Set (1UL)
- #define PPI_CHENSET_CH0_Pos (0UL)
- #define PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos)
- #define PPI_CHENSET_CH0_Disabled (0UL)
- #define PPI_CHENSET_CH0_Enabled (1UL)
- #define PPI_CHENSET_CH0_Set (1UL)
- #define PPI_CHENCLR_CH31_Pos (31UL)
- #define PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos)
- #define PPI_CHENCLR_CH31_Disabled (0UL)
- #define PPI_CHENCLR_CH31_Enabled (1UL)
- #define PPI_CHENCLR_CH31_Clear (1UL)
- #define PPI_CHENCLR_CH30_Pos (30UL)
- #define PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos)
- #define PPI_CHENCLR_CH30_Disabled (0UL)
- #define PPI_CHENCLR_CH30_Enabled (1UL)
- #define PPI_CHENCLR_CH30_Clear (1UL)
- #define PPI_CHENCLR_CH29_Pos (29UL)
- #define PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos)
- #define PPI_CHENCLR_CH29_Disabled (0UL)
- #define PPI_CHENCLR_CH29_Enabled (1UL)
- #define PPI_CHENCLR_CH29_Clear (1UL)
- #define PPI_CHENCLR_CH28_Pos (28UL)
- #define PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos)
- #define PPI_CHENCLR_CH28_Disabled (0UL)
- #define PPI_CHENCLR_CH28_Enabled (1UL)
- #define PPI_CHENCLR_CH28_Clear (1UL)
- #define PPI_CHENCLR_CH27_Pos (27UL)
- #define PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos)
- #define PPI_CHENCLR_CH27_Disabled (0UL)
- #define PPI_CHENCLR_CH27_Enabled (1UL)
- #define PPI_CHENCLR_CH27_Clear (1UL)
- #define PPI_CHENCLR_CH26_Pos (26UL)
- #define PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos)
- #define PPI_CHENCLR_CH26_Disabled (0UL)
- #define PPI_CHENCLR_CH26_Enabled (1UL)
- #define PPI_CHENCLR_CH26_Clear (1UL)
- #define PPI_CHENCLR_CH25_Pos (25UL)
- #define PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos)
- #define PPI_CHENCLR_CH25_Disabled (0UL)
- #define PPI_CHENCLR_CH25_Enabled (1UL)
- #define PPI_CHENCLR_CH25_Clear (1UL)
- #define PPI_CHENCLR_CH24_Pos (24UL)
- #define PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos)
- #define PPI_CHENCLR_CH24_Disabled (0UL)
- #define PPI_CHENCLR_CH24_Enabled (1UL)
- #define PPI_CHENCLR_CH24_Clear (1UL)
- #define PPI_CHENCLR_CH23_Pos (23UL)
- #define PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos)
- #define PPI_CHENCLR_CH23_Disabled (0UL)
- #define PPI_CHENCLR_CH23_Enabled (1UL)
- #define PPI_CHENCLR_CH23_Clear (1UL)
- #define PPI_CHENCLR_CH22_Pos (22UL)
- #define PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos)
- #define PPI_CHENCLR_CH22_Disabled (0UL)
- #define PPI_CHENCLR_CH22_Enabled (1UL)
- #define PPI_CHENCLR_CH22_Clear (1UL)
- #define PPI_CHENCLR_CH21_Pos (21UL)
- #define PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos)
- #define PPI_CHENCLR_CH21_Disabled (0UL)
- #define PPI_CHENCLR_CH21_Enabled (1UL)
- #define PPI_CHENCLR_CH21_Clear (1UL)
- #define PPI_CHENCLR_CH20_Pos (20UL)
- #define PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos)
- #define PPI_CHENCLR_CH20_Disabled (0UL)
- #define PPI_CHENCLR_CH20_Enabled (1UL)
- #define PPI_CHENCLR_CH20_Clear (1UL)
- #define PPI_CHENCLR_CH19_Pos (19UL)
- #define PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos)
- #define PPI_CHENCLR_CH19_Disabled (0UL)
- #define PPI_CHENCLR_CH19_Enabled (1UL)
- #define PPI_CHENCLR_CH19_Clear (1UL)
- #define PPI_CHENCLR_CH18_Pos (18UL)
- #define PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos)
- #define PPI_CHENCLR_CH18_Disabled (0UL)
- #define PPI_CHENCLR_CH18_Enabled (1UL)
- #define PPI_CHENCLR_CH18_Clear (1UL)
- #define PPI_CHENCLR_CH17_Pos (17UL)
- #define PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos)
- #define PPI_CHENCLR_CH17_Disabled (0UL)
- #define PPI_CHENCLR_CH17_Enabled (1UL)
- #define PPI_CHENCLR_CH17_Clear (1UL)
- #define PPI_CHENCLR_CH16_Pos (16UL)
- #define PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos)
- #define PPI_CHENCLR_CH16_Disabled (0UL)
- #define PPI_CHENCLR_CH16_Enabled (1UL)
- #define PPI_CHENCLR_CH16_Clear (1UL)
- #define PPI_CHENCLR_CH15_Pos (15UL)
- #define PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos)
- #define PPI_CHENCLR_CH15_Disabled (0UL)
- #define PPI_CHENCLR_CH15_Enabled (1UL)
- #define PPI_CHENCLR_CH15_Clear (1UL)
- #define PPI_CHENCLR_CH14_Pos (14UL)
- #define PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos)
- #define PPI_CHENCLR_CH14_Disabled (0UL)
- #define PPI_CHENCLR_CH14_Enabled (1UL)
- #define PPI_CHENCLR_CH14_Clear (1UL)
- #define PPI_CHENCLR_CH13_Pos (13UL)
- #define PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos)
- #define PPI_CHENCLR_CH13_Disabled (0UL)
- #define PPI_CHENCLR_CH13_Enabled (1UL)
- #define PPI_CHENCLR_CH13_Clear (1UL)
- #define PPI_CHENCLR_CH12_Pos (12UL)
- #define PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos)
- #define PPI_CHENCLR_CH12_Disabled (0UL)
- #define PPI_CHENCLR_CH12_Enabled (1UL)
- #define PPI_CHENCLR_CH12_Clear (1UL)
- #define PPI_CHENCLR_CH11_Pos (11UL)
- #define PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos)
- #define PPI_CHENCLR_CH11_Disabled (0UL)
- #define PPI_CHENCLR_CH11_Enabled (1UL)
- #define PPI_CHENCLR_CH11_Clear (1UL)
- #define PPI_CHENCLR_CH10_Pos (10UL)
- #define PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos)
- #define PPI_CHENCLR_CH10_Disabled (0UL)
- #define PPI_CHENCLR_CH10_Enabled (1UL)
- #define PPI_CHENCLR_CH10_Clear (1UL)
- #define PPI_CHENCLR_CH9_Pos (9UL)
- #define PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos)
- #define PPI_CHENCLR_CH9_Disabled (0UL)
- #define PPI_CHENCLR_CH9_Enabled (1UL)
- #define PPI_CHENCLR_CH9_Clear (1UL)
- #define PPI_CHENCLR_CH8_Pos (8UL)
- #define PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos)
- #define PPI_CHENCLR_CH8_Disabled (0UL)
- #define PPI_CHENCLR_CH8_Enabled (1UL)
- #define PPI_CHENCLR_CH8_Clear (1UL)
- #define PPI_CHENCLR_CH7_Pos (7UL)
- #define PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos)
- #define PPI_CHENCLR_CH7_Disabled (0UL)
- #define PPI_CHENCLR_CH7_Enabled (1UL)
- #define PPI_CHENCLR_CH7_Clear (1UL)
- #define PPI_CHENCLR_CH6_Pos (6UL)
- #define PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos)
- #define PPI_CHENCLR_CH6_Disabled (0UL)
- #define PPI_CHENCLR_CH6_Enabled (1UL)
- #define PPI_CHENCLR_CH6_Clear (1UL)
- #define PPI_CHENCLR_CH5_Pos (5UL)
- #define PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos)
- #define PPI_CHENCLR_CH5_Disabled (0UL)
- #define PPI_CHENCLR_CH5_Enabled (1UL)
- #define PPI_CHENCLR_CH5_Clear (1UL)
- #define PPI_CHENCLR_CH4_Pos (4UL)
- #define PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos)
- #define PPI_CHENCLR_CH4_Disabled (0UL)
- #define PPI_CHENCLR_CH4_Enabled (1UL)
- #define PPI_CHENCLR_CH4_Clear (1UL)
- #define PPI_CHENCLR_CH3_Pos (3UL)
- #define PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos)
- #define PPI_CHENCLR_CH3_Disabled (0UL)
- #define PPI_CHENCLR_CH3_Enabled (1UL)
- #define PPI_CHENCLR_CH3_Clear (1UL)
- #define PPI_CHENCLR_CH2_Pos (2UL)
- #define PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos)
- #define PPI_CHENCLR_CH2_Disabled (0UL)
- #define PPI_CHENCLR_CH2_Enabled (1UL)
- #define PPI_CHENCLR_CH2_Clear (1UL)
- #define PPI_CHENCLR_CH1_Pos (1UL)
- #define PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos)
- #define PPI_CHENCLR_CH1_Disabled (0UL)
- #define PPI_CHENCLR_CH1_Enabled (1UL)
- #define PPI_CHENCLR_CH1_Clear (1UL)
- #define PPI_CHENCLR_CH0_Pos (0UL)
- #define PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos)
- #define PPI_CHENCLR_CH0_Disabled (0UL)
- #define PPI_CHENCLR_CH0_Enabled (1UL)
- #define PPI_CHENCLR_CH0_Clear (1UL)
- #define PPI_CH_EEP_EEP_Pos (0UL)
- #define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos)
- #define PPI_CH_TEP_TEP_Pos (0UL)
- #define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos)
- #define PPI_CHG_CH31_Pos (31UL)
- #define PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos)
- #define PPI_CHG_CH31_Excluded (0UL)
- #define PPI_CHG_CH31_Included (1UL)
- #define PPI_CHG_CH30_Pos (30UL)
- #define PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos)
- #define PPI_CHG_CH30_Excluded (0UL)
- #define PPI_CHG_CH30_Included (1UL)
- #define PPI_CHG_CH29_Pos (29UL)
- #define PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos)
- #define PPI_CHG_CH29_Excluded (0UL)
- #define PPI_CHG_CH29_Included (1UL)
- #define PPI_CHG_CH28_Pos (28UL)
- #define PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos)
- #define PPI_CHG_CH28_Excluded (0UL)
- #define PPI_CHG_CH28_Included (1UL)
- #define PPI_CHG_CH27_Pos (27UL)
- #define PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos)
- #define PPI_CHG_CH27_Excluded (0UL)
- #define PPI_CHG_CH27_Included (1UL)
- #define PPI_CHG_CH26_Pos (26UL)
- #define PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos)
- #define PPI_CHG_CH26_Excluded (0UL)
- #define PPI_CHG_CH26_Included (1UL)
- #define PPI_CHG_CH25_Pos (25UL)
- #define PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos)
- #define PPI_CHG_CH25_Excluded (0UL)
- #define PPI_CHG_CH25_Included (1UL)
- #define PPI_CHG_CH24_Pos (24UL)
- #define PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos)
- #define PPI_CHG_CH24_Excluded (0UL)
- #define PPI_CHG_CH24_Included (1UL)
- #define PPI_CHG_CH23_Pos (23UL)
- #define PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos)
- #define PPI_CHG_CH23_Excluded (0UL)
- #define PPI_CHG_CH23_Included (1UL)
- #define PPI_CHG_CH22_Pos (22UL)
- #define PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos)
- #define PPI_CHG_CH22_Excluded (0UL)
- #define PPI_CHG_CH22_Included (1UL)
- #define PPI_CHG_CH21_Pos (21UL)
- #define PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos)
- #define PPI_CHG_CH21_Excluded (0UL)
- #define PPI_CHG_CH21_Included (1UL)
- #define PPI_CHG_CH20_Pos (20UL)
- #define PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos)
- #define PPI_CHG_CH20_Excluded (0UL)
- #define PPI_CHG_CH20_Included (1UL)
- #define PPI_CHG_CH19_Pos (19UL)
- #define PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos)
- #define PPI_CHG_CH19_Excluded (0UL)
- #define PPI_CHG_CH19_Included (1UL)
- #define PPI_CHG_CH18_Pos (18UL)
- #define PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos)
- #define PPI_CHG_CH18_Excluded (0UL)
- #define PPI_CHG_CH18_Included (1UL)
- #define PPI_CHG_CH17_Pos (17UL)
- #define PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos)
- #define PPI_CHG_CH17_Excluded (0UL)
- #define PPI_CHG_CH17_Included (1UL)
- #define PPI_CHG_CH16_Pos (16UL)
- #define PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos)
- #define PPI_CHG_CH16_Excluded (0UL)
- #define PPI_CHG_CH16_Included (1UL)
- #define PPI_CHG_CH15_Pos (15UL)
- #define PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos)
- #define PPI_CHG_CH15_Excluded (0UL)
- #define PPI_CHG_CH15_Included (1UL)
- #define PPI_CHG_CH14_Pos (14UL)
- #define PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos)
- #define PPI_CHG_CH14_Excluded (0UL)
- #define PPI_CHG_CH14_Included (1UL)
- #define PPI_CHG_CH13_Pos (13UL)
- #define PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos)
- #define PPI_CHG_CH13_Excluded (0UL)
- #define PPI_CHG_CH13_Included (1UL)
- #define PPI_CHG_CH12_Pos (12UL)
- #define PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos)
- #define PPI_CHG_CH12_Excluded (0UL)
- #define PPI_CHG_CH12_Included (1UL)
- #define PPI_CHG_CH11_Pos (11UL)
- #define PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos)
- #define PPI_CHG_CH11_Excluded (0UL)
- #define PPI_CHG_CH11_Included (1UL)
- #define PPI_CHG_CH10_Pos (10UL)
- #define PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos)
- #define PPI_CHG_CH10_Excluded (0UL)
- #define PPI_CHG_CH10_Included (1UL)
- #define PPI_CHG_CH9_Pos (9UL)
- #define PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos)
- #define PPI_CHG_CH9_Excluded (0UL)
- #define PPI_CHG_CH9_Included (1UL)
- #define PPI_CHG_CH8_Pos (8UL)
- #define PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos)
- #define PPI_CHG_CH8_Excluded (0UL)
- #define PPI_CHG_CH8_Included (1UL)
- #define PPI_CHG_CH7_Pos (7UL)
- #define PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos)
- #define PPI_CHG_CH7_Excluded (0UL)
- #define PPI_CHG_CH7_Included (1UL)
- #define PPI_CHG_CH6_Pos (6UL)
- #define PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos)
- #define PPI_CHG_CH6_Excluded (0UL)
- #define PPI_CHG_CH6_Included (1UL)
- #define PPI_CHG_CH5_Pos (5UL)
- #define PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos)
- #define PPI_CHG_CH5_Excluded (0UL)
- #define PPI_CHG_CH5_Included (1UL)
- #define PPI_CHG_CH4_Pos (4UL)
- #define PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos)
- #define PPI_CHG_CH4_Excluded (0UL)
- #define PPI_CHG_CH4_Included (1UL)
- #define PPI_CHG_CH3_Pos (3UL)
- #define PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos)
- #define PPI_CHG_CH3_Excluded (0UL)
- #define PPI_CHG_CH3_Included (1UL)
- #define PPI_CHG_CH2_Pos (2UL)
- #define PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos)
- #define PPI_CHG_CH2_Excluded (0UL)
- #define PPI_CHG_CH2_Included (1UL)
- #define PPI_CHG_CH1_Pos (1UL)
- #define PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos)
- #define PPI_CHG_CH1_Excluded (0UL)
- #define PPI_CHG_CH1_Included (1UL)
- #define PPI_CHG_CH0_Pos (0UL)
- #define PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos)
- #define PPI_CHG_CH0_Excluded (0UL)
- #define PPI_CHG_CH0_Included (1UL)
- #define PPI_FORK_TEP_TEP_Pos (0UL)
- #define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos)
- #define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos)
- #define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL)
- #define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL)
- #define PWM_SHORTS_SEQEND1_STOP_Pos (1UL)
- #define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos)
- #define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL)
- #define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL)
- #define PWM_SHORTS_SEQEND0_STOP_Pos (0UL)
- #define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos)
- #define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL)
- #define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL)
- #define PWM_INTEN_LOOPSDONE_Pos (7UL)
- #define PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos)
- #define PWM_INTEN_LOOPSDONE_Disabled (0UL)
- #define PWM_INTEN_LOOPSDONE_Enabled (1UL)
- #define PWM_INTEN_PWMPERIODEND_Pos (6UL)
- #define PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos)
- #define PWM_INTEN_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTEN_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTEN_SEQEND1_Pos (5UL)
- #define PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos)
- #define PWM_INTEN_SEQEND1_Disabled (0UL)
- #define PWM_INTEN_SEQEND1_Enabled (1UL)
- #define PWM_INTEN_SEQEND0_Pos (4UL)
- #define PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos)
- #define PWM_INTEN_SEQEND0_Disabled (0UL)
- #define PWM_INTEN_SEQEND0_Enabled (1UL)
- #define PWM_INTEN_SEQSTARTED1_Pos (3UL)
- #define PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos)
- #define PWM_INTEN_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTEN_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTEN_SEQSTARTED0_Pos (2UL)
- #define PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos)
- #define PWM_INTEN_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTEN_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTEN_STOPPED_Pos (1UL)
- #define PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos)
- #define PWM_INTEN_STOPPED_Disabled (0UL)
- #define PWM_INTEN_STOPPED_Enabled (1UL)
- #define PWM_INTENSET_LOOPSDONE_Pos (7UL)
- #define PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos)
- #define PWM_INTENSET_LOOPSDONE_Disabled (0UL)
- #define PWM_INTENSET_LOOPSDONE_Enabled (1UL)
- #define PWM_INTENSET_LOOPSDONE_Set (1UL)
- #define PWM_INTENSET_PWMPERIODEND_Pos (6UL)
- #define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos)
- #define PWM_INTENSET_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTENSET_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTENSET_PWMPERIODEND_Set (1UL)
- #define PWM_INTENSET_SEQEND1_Pos (5UL)
- #define PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos)
- #define PWM_INTENSET_SEQEND1_Disabled (0UL)
- #define PWM_INTENSET_SEQEND1_Enabled (1UL)
- #define PWM_INTENSET_SEQEND1_Set (1UL)
- #define PWM_INTENSET_SEQEND0_Pos (4UL)
- #define PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos)
- #define PWM_INTENSET_SEQEND0_Disabled (0UL)
- #define PWM_INTENSET_SEQEND0_Enabled (1UL)
- #define PWM_INTENSET_SEQEND0_Set (1UL)
- #define PWM_INTENSET_SEQSTARTED1_Pos (3UL)
- #define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos)
- #define PWM_INTENSET_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTENSET_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTENSET_SEQSTARTED1_Set (1UL)
- #define PWM_INTENSET_SEQSTARTED0_Pos (2UL)
- #define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos)
- #define PWM_INTENSET_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTENSET_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTENSET_SEQSTARTED0_Set (1UL)
- #define PWM_INTENSET_STOPPED_Pos (1UL)
- #define PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos)
- #define PWM_INTENSET_STOPPED_Disabled (0UL)
- #define PWM_INTENSET_STOPPED_Enabled (1UL)
- #define PWM_INTENSET_STOPPED_Set (1UL)
- #define PWM_INTENCLR_LOOPSDONE_Pos (7UL)
- #define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos)
- #define PWM_INTENCLR_LOOPSDONE_Disabled (0UL)
- #define PWM_INTENCLR_LOOPSDONE_Enabled (1UL)
- #define PWM_INTENCLR_LOOPSDONE_Clear (1UL)
- #define PWM_INTENCLR_PWMPERIODEND_Pos (6UL)
- #define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos)
- #define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL)
- #define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL)
- #define PWM_INTENCLR_PWMPERIODEND_Clear (1UL)
- #define PWM_INTENCLR_SEQEND1_Pos (5UL)
- #define PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos)
- #define PWM_INTENCLR_SEQEND1_Disabled (0UL)
- #define PWM_INTENCLR_SEQEND1_Enabled (1UL)
- #define PWM_INTENCLR_SEQEND1_Clear (1UL)
- #define PWM_INTENCLR_SEQEND0_Pos (4UL)
- #define PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos)
- #define PWM_INTENCLR_SEQEND0_Disabled (0UL)
- #define PWM_INTENCLR_SEQEND0_Enabled (1UL)
- #define PWM_INTENCLR_SEQEND0_Clear (1UL)
- #define PWM_INTENCLR_SEQSTARTED1_Pos (3UL)
- #define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos)
- #define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL)
- #define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL)
- #define PWM_INTENCLR_SEQSTARTED1_Clear (1UL)
- #define PWM_INTENCLR_SEQSTARTED0_Pos (2UL)
- #define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos)
- #define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL)
- #define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL)
- #define PWM_INTENCLR_SEQSTARTED0_Clear (1UL)
- #define PWM_INTENCLR_STOPPED_Pos (1UL)
- #define PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos)
- #define PWM_INTENCLR_STOPPED_Disabled (0UL)
- #define PWM_INTENCLR_STOPPED_Enabled (1UL)
- #define PWM_INTENCLR_STOPPED_Clear (1UL)
- #define PWM_ENABLE_ENABLE_Pos (0UL)
- #define PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos)
- #define PWM_ENABLE_ENABLE_Disabled (0UL)
- #define PWM_ENABLE_ENABLE_Enabled (1UL)
- #define PWM_MODE_UPDOWN_Pos (0UL)
- #define PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos)
- #define PWM_MODE_UPDOWN_Up (0UL)
- #define PWM_MODE_UPDOWN_UpAndDown (1UL)
- #define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL)
- #define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos)
- #define PWM_PRESCALER_PRESCALER_Pos (0UL)
- #define PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos)
- #define PWM_PRESCALER_PRESCALER_DIV_1 (0UL)
- #define PWM_PRESCALER_PRESCALER_DIV_2 (1UL)
- #define PWM_PRESCALER_PRESCALER_DIV_4 (2UL)
- #define PWM_PRESCALER_PRESCALER_DIV_8 (3UL)
- #define PWM_PRESCALER_PRESCALER_DIV_16 (4UL)
- #define PWM_PRESCALER_PRESCALER_DIV_32 (5UL)
- #define PWM_PRESCALER_PRESCALER_DIV_64 (6UL)
- #define PWM_PRESCALER_PRESCALER_DIV_128 (7UL)
- #define PWM_DECODER_MODE_Pos (8UL)
- #define PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos)
- #define PWM_DECODER_MODE_RefreshCount (0UL)
- #define PWM_DECODER_MODE_NextStep (1UL)
- #define PWM_DECODER_LOAD_Pos (0UL)
- #define PWM_DECODER_LOAD_Msk (0x3UL << PWM_DECODER_LOAD_Pos)
- #define PWM_DECODER_LOAD_Common (0UL)
- #define PWM_DECODER_LOAD_Grouped (1UL)
- #define PWM_DECODER_LOAD_Individual (2UL)
- #define PWM_DECODER_LOAD_WaveForm (3UL)
- #define PWM_LOOP_CNT_Pos (0UL)
- #define PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos)
- #define PWM_LOOP_CNT_Disabled (0UL)
- #define PWM_SEQ_PTR_PTR_Pos (0UL)
- #define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos)
- #define PWM_SEQ_CNT_CNT_Pos (0UL)
- #define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos)
- #define PWM_SEQ_CNT_CNT_Disabled (0UL)
- #define PWM_SEQ_REFRESH_CNT_Pos (0UL)
- #define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos)
- #define PWM_SEQ_REFRESH_CNT_Continuous (0UL)
- #define PWM_SEQ_ENDDELAY_CNT_Pos (0UL)
- #define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos)
- #define PWM_PSEL_OUT_CONNECT_Pos (31UL)
- #define PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos)
- #define PWM_PSEL_OUT_CONNECT_Connected (0UL)
- #define PWM_PSEL_OUT_CONNECT_Disconnected (1UL)
- #define PWM_PSEL_OUT_PIN_Pos (0UL)
- #define PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos)
- #define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL)
- #define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos)
- #define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL)
- #define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL)
- #define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL)
- #define QDEC_INTENSET_STOPPED_Pos (4UL)
- #define QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos)
- #define QDEC_INTENSET_STOPPED_Disabled (0UL)
- #define QDEC_INTENSET_STOPPED_Enabled (1UL)
- #define QDEC_INTENSET_STOPPED_Set (1UL)
- #define QDEC_INTENSET_DBLRDY_Pos (3UL)
- #define QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos)
- #define QDEC_INTENSET_DBLRDY_Disabled (0UL)
- #define QDEC_INTENSET_DBLRDY_Enabled (1UL)
- #define QDEC_INTENSET_DBLRDY_Set (1UL)
- #define QDEC_INTENSET_ACCOF_Pos (2UL)
- #define QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos)
- #define QDEC_INTENSET_ACCOF_Disabled (0UL)
- #define QDEC_INTENSET_ACCOF_Enabled (1UL)
- #define QDEC_INTENSET_ACCOF_Set (1UL)
- #define QDEC_INTENSET_REPORTRDY_Pos (1UL)
- #define QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos)
- #define QDEC_INTENSET_REPORTRDY_Disabled (0UL)
- #define QDEC_INTENSET_REPORTRDY_Enabled (1UL)
- #define QDEC_INTENSET_REPORTRDY_Set (1UL)
- #define QDEC_INTENSET_SAMPLERDY_Pos (0UL)
- #define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos)
- #define QDEC_INTENSET_SAMPLERDY_Disabled (0UL)
- #define QDEC_INTENSET_SAMPLERDY_Enabled (1UL)
- #define QDEC_INTENSET_SAMPLERDY_Set (1UL)
- #define QDEC_INTENCLR_STOPPED_Pos (4UL)
- #define QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos)
- #define QDEC_INTENCLR_STOPPED_Disabled (0UL)
- #define QDEC_INTENCLR_STOPPED_Enabled (1UL)
- #define QDEC_INTENCLR_STOPPED_Clear (1UL)
- #define QDEC_INTENCLR_DBLRDY_Pos (3UL)
- #define QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos)
- #define QDEC_INTENCLR_DBLRDY_Disabled (0UL)
- #define QDEC_INTENCLR_DBLRDY_Enabled (1UL)
- #define QDEC_INTENCLR_DBLRDY_Clear (1UL)
- #define QDEC_INTENCLR_ACCOF_Pos (2UL)
- #define QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos)
- #define QDEC_INTENCLR_ACCOF_Disabled (0UL)
- #define QDEC_INTENCLR_ACCOF_Enabled (1UL)
- #define QDEC_INTENCLR_ACCOF_Clear (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Pos (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos)
- #define QDEC_INTENCLR_REPORTRDY_Disabled (0UL)
- #define QDEC_INTENCLR_REPORTRDY_Enabled (1UL)
- #define QDEC_INTENCLR_REPORTRDY_Clear (1UL)
- #define QDEC_INTENCLR_SAMPLERDY_Pos (0UL)
- #define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos)
- #define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL)
- #define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL)
- #define QDEC_INTENCLR_SAMPLERDY_Clear (1UL)
- #define QDEC_ENABLE_ENABLE_Pos (0UL)
- #define QDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos)
- #define QDEC_ENABLE_ENABLE_Disabled (0UL)
- #define QDEC_ENABLE_ENABLE_Enabled (1UL)
- #define QDEC_LEDPOL_LEDPOL_Pos (0UL)
- #define QDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos)
- #define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL)
- #define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos)
- #define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL)
- #define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL)
- #define QDEC_SAMPLE_SAMPLE_Pos (0UL)
- #define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos)
- #define QDEC_REPORTPER_REPORTPER_Pos (0UL)
- #define QDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos)
- #define QDEC_REPORTPER_REPORTPER_10Smpl (0UL)
- #define QDEC_REPORTPER_REPORTPER_40Smpl (1UL)
- #define QDEC_REPORTPER_REPORTPER_80Smpl (2UL)
- #define QDEC_REPORTPER_REPORTPER_120Smpl (3UL)
- #define QDEC_REPORTPER_REPORTPER_160Smpl (4UL)
- #define QDEC_REPORTPER_REPORTPER_200Smpl (5UL)
- #define QDEC_REPORTPER_REPORTPER_240Smpl (6UL)
- #define QDEC_REPORTPER_REPORTPER_280Smpl (7UL)
- #define QDEC_REPORTPER_REPORTPER_1Smpl (8UL)
- #define QDEC_ACC_ACC_Pos (0UL)
- #define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos)
- #define QDEC_ACCREAD_ACCREAD_Pos (0UL)
- #define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos)
- #define QDEC_PSEL_LED_CONNECT_Pos (31UL)
- #define QDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos)
- #define QDEC_PSEL_LED_CONNECT_Connected (0UL)
- #define QDEC_PSEL_LED_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_LED_PIN_Pos (0UL)
- #define QDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos)
- #define QDEC_PSEL_A_CONNECT_Pos (31UL)
- #define QDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos)
- #define QDEC_PSEL_A_CONNECT_Connected (0UL)
- #define QDEC_PSEL_A_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_A_PIN_Pos (0UL)
- #define QDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos)
- #define QDEC_PSEL_B_CONNECT_Pos (31UL)
- #define QDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos)
- #define QDEC_PSEL_B_CONNECT_Connected (0UL)
- #define QDEC_PSEL_B_CONNECT_Disconnected (1UL)
- #define QDEC_PSEL_B_PIN_Pos (0UL)
- #define QDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos)
- #define QDEC_DBFEN_DBFEN_Pos (0UL)
- #define QDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos)
- #define QDEC_DBFEN_DBFEN_Disabled (0UL)
- #define QDEC_DBFEN_DBFEN_Enabled (1UL)
- #define QDEC_LEDPRE_LEDPRE_Pos (0UL)
- #define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos)
- #define QDEC_ACCDBL_ACCDBL_Pos (0UL)
- #define QDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos)
- #define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL)
- #define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL)
- #define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL)
- #define RADIO_SHORTS_END_START_Pos (5UL)
- #define RADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos)
- #define RADIO_SHORTS_END_START_Disabled (0UL)
- #define RADIO_SHORTS_END_START_Enabled (1UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL)
- #define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos)
- #define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos)
- #define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL)
- #define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL)
- #define RADIO_SHORTS_END_DISABLE_Pos (1UL)
- #define RADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos)
- #define RADIO_SHORTS_END_DISABLE_Disabled (0UL)
- #define RADIO_SHORTS_END_DISABLE_Enabled (1UL)
- #define RADIO_SHORTS_READY_START_Pos (0UL)
- #define RADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos)
- #define RADIO_SHORTS_READY_START_Disabled (0UL)
- #define RADIO_SHORTS_READY_START_Enabled (1UL)
- #define RADIO_INTENSET_CRCERROR_Pos (13UL)
- #define RADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos)
- #define RADIO_INTENSET_CRCERROR_Disabled (0UL)
- #define RADIO_INTENSET_CRCERROR_Enabled (1UL)
- #define RADIO_INTENSET_CRCERROR_Set (1UL)
- #define RADIO_INTENSET_CRCOK_Pos (12UL)
- #define RADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos)
- #define RADIO_INTENSET_CRCOK_Disabled (0UL)
- #define RADIO_INTENSET_CRCOK_Enabled (1UL)
- #define RADIO_INTENSET_CRCOK_Set (1UL)
- #define RADIO_INTENSET_BCMATCH_Pos (10UL)
- #define RADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos)
- #define RADIO_INTENSET_BCMATCH_Disabled (0UL)
- #define RADIO_INTENSET_BCMATCH_Enabled (1UL)
- #define RADIO_INTENSET_BCMATCH_Set (1UL)
- #define RADIO_INTENSET_RSSIEND_Pos (7UL)
- #define RADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos)
- #define RADIO_INTENSET_RSSIEND_Disabled (0UL)
- #define RADIO_INTENSET_RSSIEND_Enabled (1UL)
- #define RADIO_INTENSET_RSSIEND_Set (1UL)
- #define RADIO_INTENSET_DEVMISS_Pos (6UL)
- #define RADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos)
- #define RADIO_INTENSET_DEVMISS_Disabled (0UL)
- #define RADIO_INTENSET_DEVMISS_Enabled (1UL)
- #define RADIO_INTENSET_DEVMISS_Set (1UL)
- #define RADIO_INTENSET_DEVMATCH_Pos (5UL)
- #define RADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos)
- #define RADIO_INTENSET_DEVMATCH_Disabled (0UL)
- #define RADIO_INTENSET_DEVMATCH_Enabled (1UL)
- #define RADIO_INTENSET_DEVMATCH_Set (1UL)
- #define RADIO_INTENSET_DISABLED_Pos (4UL)
- #define RADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos)
- #define RADIO_INTENSET_DISABLED_Disabled (0UL)
- #define RADIO_INTENSET_DISABLED_Enabled (1UL)
- #define RADIO_INTENSET_DISABLED_Set (1UL)
- #define RADIO_INTENSET_END_Pos (3UL)
- #define RADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos)
- #define RADIO_INTENSET_END_Disabled (0UL)
- #define RADIO_INTENSET_END_Enabled (1UL)
- #define RADIO_INTENSET_END_Set (1UL)
- #define RADIO_INTENSET_PAYLOAD_Pos (2UL)
- #define RADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos)
- #define RADIO_INTENSET_PAYLOAD_Disabled (0UL)
- #define RADIO_INTENSET_PAYLOAD_Enabled (1UL)
- #define RADIO_INTENSET_PAYLOAD_Set (1UL)
- #define RADIO_INTENSET_ADDRESS_Pos (1UL)
- #define RADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos)
- #define RADIO_INTENSET_ADDRESS_Disabled (0UL)
- #define RADIO_INTENSET_ADDRESS_Enabled (1UL)
- #define RADIO_INTENSET_ADDRESS_Set (1UL)
- #define RADIO_INTENSET_READY_Pos (0UL)
- #define RADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos)
- #define RADIO_INTENSET_READY_Disabled (0UL)
- #define RADIO_INTENSET_READY_Enabled (1UL)
- #define RADIO_INTENSET_READY_Set (1UL)
- #define RADIO_INTENCLR_CRCERROR_Pos (13UL)
- #define RADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos)
- #define RADIO_INTENCLR_CRCERROR_Disabled (0UL)
- #define RADIO_INTENCLR_CRCERROR_Enabled (1UL)
- #define RADIO_INTENCLR_CRCERROR_Clear (1UL)
- #define RADIO_INTENCLR_CRCOK_Pos (12UL)
- #define RADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos)
- #define RADIO_INTENCLR_CRCOK_Disabled (0UL)
- #define RADIO_INTENCLR_CRCOK_Enabled (1UL)
- #define RADIO_INTENCLR_CRCOK_Clear (1UL)
- #define RADIO_INTENCLR_BCMATCH_Pos (10UL)
- #define RADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos)
- #define RADIO_INTENCLR_BCMATCH_Disabled (0UL)
- #define RADIO_INTENCLR_BCMATCH_Enabled (1UL)
- #define RADIO_INTENCLR_BCMATCH_Clear (1UL)
- #define RADIO_INTENCLR_RSSIEND_Pos (7UL)
- #define RADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos)
- #define RADIO_INTENCLR_RSSIEND_Disabled (0UL)
- #define RADIO_INTENCLR_RSSIEND_Enabled (1UL)
- #define RADIO_INTENCLR_RSSIEND_Clear (1UL)
- #define RADIO_INTENCLR_DEVMISS_Pos (6UL)
- #define RADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos)
- #define RADIO_INTENCLR_DEVMISS_Disabled (0UL)
- #define RADIO_INTENCLR_DEVMISS_Enabled (1UL)
- #define RADIO_INTENCLR_DEVMISS_Clear (1UL)
- #define RADIO_INTENCLR_DEVMATCH_Pos (5UL)
- #define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos)
- #define RADIO_INTENCLR_DEVMATCH_Disabled (0UL)
- #define RADIO_INTENCLR_DEVMATCH_Enabled (1UL)
- #define RADIO_INTENCLR_DEVMATCH_Clear (1UL)
- #define RADIO_INTENCLR_DISABLED_Pos (4UL)
- #define RADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos)
- #define RADIO_INTENCLR_DISABLED_Disabled (0UL)
- #define RADIO_INTENCLR_DISABLED_Enabled (1UL)
- #define RADIO_INTENCLR_DISABLED_Clear (1UL)
- #define RADIO_INTENCLR_END_Pos (3UL)
- #define RADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos)
- #define RADIO_INTENCLR_END_Disabled (0UL)
- #define RADIO_INTENCLR_END_Enabled (1UL)
- #define RADIO_INTENCLR_END_Clear (1UL)
- #define RADIO_INTENCLR_PAYLOAD_Pos (2UL)
- #define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos)
- #define RADIO_INTENCLR_PAYLOAD_Disabled (0UL)
- #define RADIO_INTENCLR_PAYLOAD_Enabled (1UL)
- #define RADIO_INTENCLR_PAYLOAD_Clear (1UL)
- #define RADIO_INTENCLR_ADDRESS_Pos (1UL)
- #define RADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos)
- #define RADIO_INTENCLR_ADDRESS_Disabled (0UL)
- #define RADIO_INTENCLR_ADDRESS_Enabled (1UL)
- #define RADIO_INTENCLR_ADDRESS_Clear (1UL)
- #define RADIO_INTENCLR_READY_Pos (0UL)
- #define RADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos)
- #define RADIO_INTENCLR_READY_Disabled (0UL)
- #define RADIO_INTENCLR_READY_Enabled (1UL)
- #define RADIO_INTENCLR_READY_Clear (1UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos)
- #define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL)
- #define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL)
- #define RADIO_RXMATCH_RXMATCH_Pos (0UL)
- #define RADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos)
- #define RADIO_RXCRC_RXCRC_Pos (0UL)
- #define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos)
- #define RADIO_DAI_DAI_Pos (0UL)
- #define RADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos)
- #define RADIO_PACKETPTR_PACKETPTR_Pos (0UL)
- #define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos)
- #define RADIO_FREQUENCY_MAP_Pos (8UL)
- #define RADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos)
- #define RADIO_FREQUENCY_MAP_Default (0UL)
- #define RADIO_FREQUENCY_MAP_Low (1UL)
- #define RADIO_FREQUENCY_FREQUENCY_Pos (0UL)
- #define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos)
- #define RADIO_TXPOWER_TXPOWER_Pos (0UL)
- #define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos)
- #define RADIO_TXPOWER_TXPOWER_0dBm (0x00UL)
- #define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x03UL)
- #define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL)
- #define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL)
- #define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL)
- #define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL)
- #define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL)
- #define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL)
- #define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL)
- #define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xFFUL)
- #define RADIO_MODE_MODE_Pos (0UL)
- #define RADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos)
- #define RADIO_MODE_MODE_Nrf_1Mbit (0UL)
- #define RADIO_MODE_MODE_Nrf_2Mbit (1UL)
- #define RADIO_MODE_MODE_Nrf_250Kbit (2UL)
- #define RADIO_MODE_MODE_Ble_1Mbit (3UL)
- #define RADIO_MODE_MODE_Ble_2Mbit (4UL)
- #define RADIO_PCNF0_PLEN_Pos (24UL)
- #define RADIO_PCNF0_PLEN_Msk (0x1UL << RADIO_PCNF0_PLEN_Pos)
- #define RADIO_PCNF0_PLEN_8bit (0UL)
- #define RADIO_PCNF0_PLEN_16bit (1UL)
- #define RADIO_PCNF0_S1INCL_Pos (20UL)
- #define RADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos)
- #define RADIO_PCNF0_S1INCL_Automatic (0UL)
- #define RADIO_PCNF0_S1INCL_Include (1UL)
- #define RADIO_PCNF0_S1LEN_Pos (16UL)
- #define RADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos)
- #define RADIO_PCNF0_S0LEN_Pos (8UL)
- #define RADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos)
- #define RADIO_PCNF0_LFLEN_Pos (0UL)
- #define RADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos)
- #define RADIO_PCNF1_WHITEEN_Pos (25UL)
- #define RADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos)
- #define RADIO_PCNF1_WHITEEN_Disabled (0UL)
- #define RADIO_PCNF1_WHITEEN_Enabled (1UL)
- #define RADIO_PCNF1_ENDIAN_Pos (24UL)
- #define RADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos)
- #define RADIO_PCNF1_ENDIAN_Little (0UL)
- #define RADIO_PCNF1_ENDIAN_Big (1UL)
- #define RADIO_PCNF1_BALEN_Pos (16UL)
- #define RADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos)
- #define RADIO_PCNF1_STATLEN_Pos (8UL)
- #define RADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos)
- #define RADIO_PCNF1_MAXLEN_Pos (0UL)
- #define RADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos)
- #define RADIO_BASE0_BASE0_Pos (0UL)
- #define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos)
- #define RADIO_BASE1_BASE1_Pos (0UL)
- #define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos)
- #define RADIO_PREFIX0_AP3_Pos (24UL)
- #define RADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos)
- #define RADIO_PREFIX0_AP2_Pos (16UL)
- #define RADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos)
- #define RADIO_PREFIX0_AP1_Pos (8UL)
- #define RADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos)
- #define RADIO_PREFIX0_AP0_Pos (0UL)
- #define RADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos)
- #define RADIO_PREFIX1_AP7_Pos (24UL)
- #define RADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos)
- #define RADIO_PREFIX1_AP6_Pos (16UL)
- #define RADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos)
- #define RADIO_PREFIX1_AP5_Pos (8UL)
- #define RADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos)
- #define RADIO_PREFIX1_AP4_Pos (0UL)
- #define RADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos)
- #define RADIO_TXADDRESS_TXADDRESS_Pos (0UL)
- #define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos)
- #define RADIO_RXADDRESSES_ADDR7_Pos (7UL)
- #define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos)
- #define RADIO_RXADDRESSES_ADDR7_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR7_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR6_Pos (6UL)
- #define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos)
- #define RADIO_RXADDRESSES_ADDR6_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR6_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR5_Pos (5UL)
- #define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos)
- #define RADIO_RXADDRESSES_ADDR5_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR5_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR4_Pos (4UL)
- #define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos)
- #define RADIO_RXADDRESSES_ADDR4_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR4_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR3_Pos (3UL)
- #define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos)
- #define RADIO_RXADDRESSES_ADDR3_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR3_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR2_Pos (2UL)
- #define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos)
- #define RADIO_RXADDRESSES_ADDR2_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR2_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR1_Pos (1UL)
- #define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos)
- #define RADIO_RXADDRESSES_ADDR1_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR1_Enabled (1UL)
- #define RADIO_RXADDRESSES_ADDR0_Pos (0UL)
- #define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos)
- #define RADIO_RXADDRESSES_ADDR0_Disabled (0UL)
- #define RADIO_RXADDRESSES_ADDR0_Enabled (1UL)
- #define RADIO_CRCCNF_SKIPADDR_Pos (8UL)
- #define RADIO_CRCCNF_SKIPADDR_Msk (0x1UL << RADIO_CRCCNF_SKIPADDR_Pos)
- #define RADIO_CRCCNF_SKIPADDR_Include (0UL)
- #define RADIO_CRCCNF_SKIPADDR_Skip (1UL)
- #define RADIO_CRCCNF_LEN_Pos (0UL)
- #define RADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos)
- #define RADIO_CRCCNF_LEN_Disabled (0UL)
- #define RADIO_CRCCNF_LEN_One (1UL)
- #define RADIO_CRCCNF_LEN_Two (2UL)
- #define RADIO_CRCCNF_LEN_Three (3UL)
- #define RADIO_CRCPOLY_CRCPOLY_Pos (0UL)
- #define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos)
- #define RADIO_CRCINIT_CRCINIT_Pos (0UL)
- #define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos)
- #define RADIO_TIFS_TIFS_Pos (0UL)
- #define RADIO_TIFS_TIFS_Msk (0xFFUL << RADIO_TIFS_TIFS_Pos)
- #define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL)
- #define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos)
- #define RADIO_STATE_STATE_Pos (0UL)
- #define RADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos)
- #define RADIO_STATE_STATE_Disabled (0UL)
- #define RADIO_STATE_STATE_RxRu (1UL)
- #define RADIO_STATE_STATE_RxIdle (2UL)
- #define RADIO_STATE_STATE_Rx (3UL)
- #define RADIO_STATE_STATE_RxDisable (4UL)
- #define RADIO_STATE_STATE_TxRu (9UL)
- #define RADIO_STATE_STATE_TxIdle (10UL)
- #define RADIO_STATE_STATE_Tx (11UL)
- #define RADIO_STATE_STATE_TxDisable (12UL)
- #define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL)
- #define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos)
- #define RADIO_BCC_BCC_Pos (0UL)
- #define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos)
- #define RADIO_DAB_DAB_Pos (0UL)
- #define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos)
- #define RADIO_DAP_DAP_Pos (0UL)
- #define RADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos)
- #define RADIO_DACNF_TXADD7_Pos (15UL)
- #define RADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos)
- #define RADIO_DACNF_TXADD6_Pos (14UL)
- #define RADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos)
- #define RADIO_DACNF_TXADD5_Pos (13UL)
- #define RADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos)
- #define RADIO_DACNF_TXADD4_Pos (12UL)
- #define RADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos)
- #define RADIO_DACNF_TXADD3_Pos (11UL)
- #define RADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos)
- #define RADIO_DACNF_TXADD2_Pos (10UL)
- #define RADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos)
- #define RADIO_DACNF_TXADD1_Pos (9UL)
- #define RADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos)
- #define RADIO_DACNF_TXADD0_Pos (8UL)
- #define RADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos)
- #define RADIO_DACNF_ENA7_Pos (7UL)
- #define RADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos)
- #define RADIO_DACNF_ENA7_Disabled (0UL)
- #define RADIO_DACNF_ENA7_Enabled (1UL)
- #define RADIO_DACNF_ENA6_Pos (6UL)
- #define RADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos)
- #define RADIO_DACNF_ENA6_Disabled (0UL)
- #define RADIO_DACNF_ENA6_Enabled (1UL)
- #define RADIO_DACNF_ENA5_Pos (5UL)
- #define RADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos)
- #define RADIO_DACNF_ENA5_Disabled (0UL)
- #define RADIO_DACNF_ENA5_Enabled (1UL)
- #define RADIO_DACNF_ENA4_Pos (4UL)
- #define RADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos)
- #define RADIO_DACNF_ENA4_Disabled (0UL)
- #define RADIO_DACNF_ENA4_Enabled (1UL)
- #define RADIO_DACNF_ENA3_Pos (3UL)
- #define RADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos)
- #define RADIO_DACNF_ENA3_Disabled (0UL)
- #define RADIO_DACNF_ENA3_Enabled (1UL)
- #define RADIO_DACNF_ENA2_Pos (2UL)
- #define RADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos)
- #define RADIO_DACNF_ENA2_Disabled (0UL)
- #define RADIO_DACNF_ENA2_Enabled (1UL)
- #define RADIO_DACNF_ENA1_Pos (1UL)
- #define RADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos)
- #define RADIO_DACNF_ENA1_Disabled (0UL)
- #define RADIO_DACNF_ENA1_Enabled (1UL)
- #define RADIO_DACNF_ENA0_Pos (0UL)
- #define RADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos)
- #define RADIO_DACNF_ENA0_Disabled (0UL)
- #define RADIO_DACNF_ENA0_Enabled (1UL)
- #define RADIO_MODECNF0_DTX_Pos (8UL)
- #define RADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos)
- #define RADIO_MODECNF0_DTX_B1 (0UL)
- #define RADIO_MODECNF0_DTX_B0 (1UL)
- #define RADIO_MODECNF0_DTX_Center (2UL)
- #define RADIO_MODECNF0_RU_Pos (0UL)
- #define RADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos)
- #define RADIO_MODECNF0_RU_Default (0UL)
- #define RADIO_MODECNF0_RU_Fast (1UL)
- #define RADIO_POWER_POWER_Pos (0UL)
- #define RADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos)
- #define RADIO_POWER_POWER_Disabled (0UL)
- #define RADIO_POWER_POWER_Enabled (1UL)
- #define RNG_SHORTS_VALRDY_STOP_Pos (0UL)
- #define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos)
- #define RNG_SHORTS_VALRDY_STOP_Disabled (0UL)
- #define RNG_SHORTS_VALRDY_STOP_Enabled (1UL)
- #define RNG_INTENSET_VALRDY_Pos (0UL)
- #define RNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos)
- #define RNG_INTENSET_VALRDY_Disabled (0UL)
- #define RNG_INTENSET_VALRDY_Enabled (1UL)
- #define RNG_INTENSET_VALRDY_Set (1UL)
- #define RNG_INTENCLR_VALRDY_Pos (0UL)
- #define RNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos)
- #define RNG_INTENCLR_VALRDY_Disabled (0UL)
- #define RNG_INTENCLR_VALRDY_Enabled (1UL)
- #define RNG_INTENCLR_VALRDY_Clear (1UL)
- #define RNG_CONFIG_DERCEN_Pos (0UL)
- #define RNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos)
- #define RNG_CONFIG_DERCEN_Disabled (0UL)
- #define RNG_CONFIG_DERCEN_Enabled (1UL)
- #define RNG_VALUE_VALUE_Pos (0UL)
- #define RNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos)
- #define RTC_INTENSET_COMPARE3_Pos (19UL)
- #define RTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos)
- #define RTC_INTENSET_COMPARE3_Disabled (0UL)
- #define RTC_INTENSET_COMPARE3_Enabled (1UL)
- #define RTC_INTENSET_COMPARE3_Set (1UL)
- #define RTC_INTENSET_COMPARE2_Pos (18UL)
- #define RTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos)
- #define RTC_INTENSET_COMPARE2_Disabled (0UL)
- #define RTC_INTENSET_COMPARE2_Enabled (1UL)
- #define RTC_INTENSET_COMPARE2_Set (1UL)
- #define RTC_INTENSET_COMPARE1_Pos (17UL)
- #define RTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos)
- #define RTC_INTENSET_COMPARE1_Disabled (0UL)
- #define RTC_INTENSET_COMPARE1_Enabled (1UL)
- #define RTC_INTENSET_COMPARE1_Set (1UL)
- #define RTC_INTENSET_COMPARE0_Pos (16UL)
- #define RTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos)
- #define RTC_INTENSET_COMPARE0_Disabled (0UL)
- #define RTC_INTENSET_COMPARE0_Enabled (1UL)
- #define RTC_INTENSET_COMPARE0_Set (1UL)
- #define RTC_INTENSET_OVRFLW_Pos (1UL)
- #define RTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos)
- #define RTC_INTENSET_OVRFLW_Disabled (0UL)
- #define RTC_INTENSET_OVRFLW_Enabled (1UL)
- #define RTC_INTENSET_OVRFLW_Set (1UL)
- #define RTC_INTENSET_TICK_Pos (0UL)
- #define RTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos)
- #define RTC_INTENSET_TICK_Disabled (0UL)
- #define RTC_INTENSET_TICK_Enabled (1UL)
- #define RTC_INTENSET_TICK_Set (1UL)
- #define RTC_INTENCLR_COMPARE3_Pos (19UL)
- #define RTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos)
- #define RTC_INTENCLR_COMPARE3_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE3_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE3_Clear (1UL)
- #define RTC_INTENCLR_COMPARE2_Pos (18UL)
- #define RTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos)
- #define RTC_INTENCLR_COMPARE2_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE2_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE2_Clear (1UL)
- #define RTC_INTENCLR_COMPARE1_Pos (17UL)
- #define RTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos)
- #define RTC_INTENCLR_COMPARE1_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE1_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE1_Clear (1UL)
- #define RTC_INTENCLR_COMPARE0_Pos (16UL)
- #define RTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos)
- #define RTC_INTENCLR_COMPARE0_Disabled (0UL)
- #define RTC_INTENCLR_COMPARE0_Enabled (1UL)
- #define RTC_INTENCLR_COMPARE0_Clear (1UL)
- #define RTC_INTENCLR_OVRFLW_Pos (1UL)
- #define RTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos)
- #define RTC_INTENCLR_OVRFLW_Disabled (0UL)
- #define RTC_INTENCLR_OVRFLW_Enabled (1UL)
- #define RTC_INTENCLR_OVRFLW_Clear (1UL)
- #define RTC_INTENCLR_TICK_Pos (0UL)
- #define RTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos)
- #define RTC_INTENCLR_TICK_Disabled (0UL)
- #define RTC_INTENCLR_TICK_Enabled (1UL)
- #define RTC_INTENCLR_TICK_Clear (1UL)
- #define RTC_EVTEN_COMPARE3_Pos (19UL)
- #define RTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos)
- #define RTC_EVTEN_COMPARE3_Disabled (0UL)
- #define RTC_EVTEN_COMPARE3_Enabled (1UL)
- #define RTC_EVTEN_COMPARE2_Pos (18UL)
- #define RTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos)
- #define RTC_EVTEN_COMPARE2_Disabled (0UL)
- #define RTC_EVTEN_COMPARE2_Enabled (1UL)
- #define RTC_EVTEN_COMPARE1_Pos (17UL)
- #define RTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos)
- #define RTC_EVTEN_COMPARE1_Disabled (0UL)
- #define RTC_EVTEN_COMPARE1_Enabled (1UL)
- #define RTC_EVTEN_COMPARE0_Pos (16UL)
- #define RTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos)
- #define RTC_EVTEN_COMPARE0_Disabled (0UL)
- #define RTC_EVTEN_COMPARE0_Enabled (1UL)
- #define RTC_EVTEN_OVRFLW_Pos (1UL)
- #define RTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos)
- #define RTC_EVTEN_OVRFLW_Disabled (0UL)
- #define RTC_EVTEN_OVRFLW_Enabled (1UL)
- #define RTC_EVTEN_TICK_Pos (0UL)
- #define RTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos)
- #define RTC_EVTEN_TICK_Disabled (0UL)
- #define RTC_EVTEN_TICK_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE3_Pos (19UL)
- #define RTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos)
- #define RTC_EVTENSET_COMPARE3_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE3_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE3_Set (1UL)
- #define RTC_EVTENSET_COMPARE2_Pos (18UL)
- #define RTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos)
- #define RTC_EVTENSET_COMPARE2_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE2_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE2_Set (1UL)
- #define RTC_EVTENSET_COMPARE1_Pos (17UL)
- #define RTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos)
- #define RTC_EVTENSET_COMPARE1_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE1_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE1_Set (1UL)
- #define RTC_EVTENSET_COMPARE0_Pos (16UL)
- #define RTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos)
- #define RTC_EVTENSET_COMPARE0_Disabled (0UL)
- #define RTC_EVTENSET_COMPARE0_Enabled (1UL)
- #define RTC_EVTENSET_COMPARE0_Set (1UL)
- #define RTC_EVTENSET_OVRFLW_Pos (1UL)
- #define RTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos)
- #define RTC_EVTENSET_OVRFLW_Disabled (0UL)
- #define RTC_EVTENSET_OVRFLW_Enabled (1UL)
- #define RTC_EVTENSET_OVRFLW_Set (1UL)
- #define RTC_EVTENSET_TICK_Pos (0UL)
- #define RTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos)
- #define RTC_EVTENSET_TICK_Disabled (0UL)
- #define RTC_EVTENSET_TICK_Enabled (1UL)
- #define RTC_EVTENSET_TICK_Set (1UL)
- #define RTC_EVTENCLR_COMPARE3_Pos (19UL)
- #define RTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos)
- #define RTC_EVTENCLR_COMPARE3_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE3_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE3_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE2_Pos (18UL)
- #define RTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos)
- #define RTC_EVTENCLR_COMPARE2_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE2_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE2_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE1_Pos (17UL)
- #define RTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos)
- #define RTC_EVTENCLR_COMPARE1_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE1_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE1_Clear (1UL)
- #define RTC_EVTENCLR_COMPARE0_Pos (16UL)
- #define RTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos)
- #define RTC_EVTENCLR_COMPARE0_Disabled (0UL)
- #define RTC_EVTENCLR_COMPARE0_Enabled (1UL)
- #define RTC_EVTENCLR_COMPARE0_Clear (1UL)
- #define RTC_EVTENCLR_OVRFLW_Pos (1UL)
- #define RTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos)
- #define RTC_EVTENCLR_OVRFLW_Disabled (0UL)
- #define RTC_EVTENCLR_OVRFLW_Enabled (1UL)
- #define RTC_EVTENCLR_OVRFLW_Clear (1UL)
- #define RTC_EVTENCLR_TICK_Pos (0UL)
- #define RTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos)
- #define RTC_EVTENCLR_TICK_Disabled (0UL)
- #define RTC_EVTENCLR_TICK_Enabled (1UL)
- #define RTC_EVTENCLR_TICK_Clear (1UL)
- #define RTC_COUNTER_COUNTER_Pos (0UL)
- #define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos)
- #define RTC_PRESCALER_PRESCALER_Pos (0UL)
- #define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos)
- #define RTC_CC_COMPARE_Pos (0UL)
- #define RTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos)
- #define SAADC_INTEN_CH7LIMITL_Pos (21UL)
- #define SAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos)
- #define SAADC_INTEN_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH7LIMITH_Pos (20UL)
- #define SAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos)
- #define SAADC_INTEN_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH6LIMITL_Pos (19UL)
- #define SAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos)
- #define SAADC_INTEN_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH6LIMITH_Pos (18UL)
- #define SAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos)
- #define SAADC_INTEN_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH5LIMITL_Pos (17UL)
- #define SAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos)
- #define SAADC_INTEN_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH5LIMITH_Pos (16UL)
- #define SAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos)
- #define SAADC_INTEN_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH4LIMITL_Pos (15UL)
- #define SAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos)
- #define SAADC_INTEN_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH4LIMITH_Pos (14UL)
- #define SAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos)
- #define SAADC_INTEN_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH3LIMITL_Pos (13UL)
- #define SAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos)
- #define SAADC_INTEN_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH3LIMITH_Pos (12UL)
- #define SAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos)
- #define SAADC_INTEN_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH2LIMITL_Pos (11UL)
- #define SAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos)
- #define SAADC_INTEN_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH2LIMITH_Pos (10UL)
- #define SAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos)
- #define SAADC_INTEN_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH1LIMITL_Pos (9UL)
- #define SAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos)
- #define SAADC_INTEN_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH1LIMITH_Pos (8UL)
- #define SAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos)
- #define SAADC_INTEN_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTEN_CH0LIMITL_Pos (7UL)
- #define SAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos)
- #define SAADC_INTEN_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTEN_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTEN_CH0LIMITH_Pos (6UL)
- #define SAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos)
- #define SAADC_INTEN_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTEN_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTEN_STOPPED_Pos (5UL)
- #define SAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos)
- #define SAADC_INTEN_STOPPED_Disabled (0UL)
- #define SAADC_INTEN_STOPPED_Enabled (1UL)
- #define SAADC_INTEN_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos)
- #define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTEN_RESULTDONE_Pos (3UL)
- #define SAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos)
- #define SAADC_INTEN_RESULTDONE_Disabled (0UL)
- #define SAADC_INTEN_RESULTDONE_Enabled (1UL)
- #define SAADC_INTEN_DONE_Pos (2UL)
- #define SAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos)
- #define SAADC_INTEN_DONE_Disabled (0UL)
- #define SAADC_INTEN_DONE_Enabled (1UL)
- #define SAADC_INTEN_END_Pos (1UL)
- #define SAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos)
- #define SAADC_INTEN_END_Disabled (0UL)
- #define SAADC_INTEN_END_Enabled (1UL)
- #define SAADC_INTEN_STARTED_Pos (0UL)
- #define SAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos)
- #define SAADC_INTEN_STARTED_Disabled (0UL)
- #define SAADC_INTEN_STARTED_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITL_Pos (21UL)
- #define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos)
- #define SAADC_INTENSET_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH7LIMITH_Pos (20UL)
- #define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos)
- #define SAADC_INTENSET_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH7LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH6LIMITL_Pos (19UL)
- #define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos)
- #define SAADC_INTENSET_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH6LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH6LIMITH_Pos (18UL)
- #define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos)
- #define SAADC_INTENSET_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH6LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH5LIMITL_Pos (17UL)
- #define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos)
- #define SAADC_INTENSET_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH5LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH5LIMITH_Pos (16UL)
- #define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos)
- #define SAADC_INTENSET_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH5LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH4LIMITL_Pos (15UL)
- #define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos)
- #define SAADC_INTENSET_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH4LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH4LIMITH_Pos (14UL)
- #define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos)
- #define SAADC_INTENSET_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH4LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH3LIMITL_Pos (13UL)
- #define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos)
- #define SAADC_INTENSET_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH3LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH3LIMITH_Pos (12UL)
- #define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos)
- #define SAADC_INTENSET_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH3LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH2LIMITL_Pos (11UL)
- #define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos)
- #define SAADC_INTENSET_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH2LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH2LIMITH_Pos (10UL)
- #define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos)
- #define SAADC_INTENSET_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH2LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH1LIMITL_Pos (9UL)
- #define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos)
- #define SAADC_INTENSET_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH1LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH1LIMITH_Pos (8UL)
- #define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos)
- #define SAADC_INTENSET_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH1LIMITH_Set (1UL)
- #define SAADC_INTENSET_CH0LIMITL_Pos (7UL)
- #define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos)
- #define SAADC_INTENSET_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTENSET_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTENSET_CH0LIMITL_Set (1UL)
- #define SAADC_INTENSET_CH0LIMITH_Pos (6UL)
- #define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos)
- #define SAADC_INTENSET_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTENSET_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTENSET_CH0LIMITH_Set (1UL)
- #define SAADC_INTENSET_STOPPED_Pos (5UL)
- #define SAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos)
- #define SAADC_INTENSET_STOPPED_Disabled (0UL)
- #define SAADC_INTENSET_STOPPED_Enabled (1UL)
- #define SAADC_INTENSET_STOPPED_Set (1UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos)
- #define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTENSET_CALIBRATEDONE_Set (1UL)
- #define SAADC_INTENSET_RESULTDONE_Pos (3UL)
- #define SAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos)
- #define SAADC_INTENSET_RESULTDONE_Disabled (0UL)
- #define SAADC_INTENSET_RESULTDONE_Enabled (1UL)
- #define SAADC_INTENSET_RESULTDONE_Set (1UL)
- #define SAADC_INTENSET_DONE_Pos (2UL)
- #define SAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos)
- #define SAADC_INTENSET_DONE_Disabled (0UL)
- #define SAADC_INTENSET_DONE_Enabled (1UL)
- #define SAADC_INTENSET_DONE_Set (1UL)
- #define SAADC_INTENSET_END_Pos (1UL)
- #define SAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos)
- #define SAADC_INTENSET_END_Disabled (0UL)
- #define SAADC_INTENSET_END_Enabled (1UL)
- #define SAADC_INTENSET_END_Set (1UL)
- #define SAADC_INTENSET_STARTED_Pos (0UL)
- #define SAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos)
- #define SAADC_INTENSET_STARTED_Disabled (0UL)
- #define SAADC_INTENSET_STARTED_Enabled (1UL)
- #define SAADC_INTENSET_STARTED_Set (1UL)
- #define SAADC_INTENCLR_CH7LIMITL_Pos (21UL)
- #define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos)
- #define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH7LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH7LIMITH_Pos (20UL)
- #define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos)
- #define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH7LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH6LIMITL_Pos (19UL)
- #define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos)
- #define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH6LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH6LIMITH_Pos (18UL)
- #define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos)
- #define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH6LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH5LIMITL_Pos (17UL)
- #define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos)
- #define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH5LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH5LIMITH_Pos (16UL)
- #define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos)
- #define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH5LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH4LIMITL_Pos (15UL)
- #define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos)
- #define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH4LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH4LIMITH_Pos (14UL)
- #define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos)
- #define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH4LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH3LIMITL_Pos (13UL)
- #define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos)
- #define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH3LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH3LIMITH_Pos (12UL)
- #define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos)
- #define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH3LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH2LIMITL_Pos (11UL)
- #define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos)
- #define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH2LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH2LIMITH_Pos (10UL)
- #define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos)
- #define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH2LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH1LIMITL_Pos (9UL)
- #define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos)
- #define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH1LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH1LIMITH_Pos (8UL)
- #define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos)
- #define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH1LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_CH0LIMITL_Pos (7UL)
- #define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos)
- #define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL)
- #define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL)
- #define SAADC_INTENCLR_CH0LIMITL_Clear (1UL)
- #define SAADC_INTENCLR_CH0LIMITH_Pos (6UL)
- #define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos)
- #define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL)
- #define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL)
- #define SAADC_INTENCLR_CH0LIMITH_Clear (1UL)
- #define SAADC_INTENCLR_STOPPED_Pos (5UL)
- #define SAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos)
- #define SAADC_INTENCLR_STOPPED_Disabled (0UL)
- #define SAADC_INTENCLR_STOPPED_Enabled (1UL)
- #define SAADC_INTENCLR_STOPPED_Clear (1UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos)
- #define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL)
- #define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL)
- #define SAADC_INTENCLR_RESULTDONE_Pos (3UL)
- #define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos)
- #define SAADC_INTENCLR_RESULTDONE_Disabled (0UL)
- #define SAADC_INTENCLR_RESULTDONE_Enabled (1UL)
- #define SAADC_INTENCLR_RESULTDONE_Clear (1UL)
- #define SAADC_INTENCLR_DONE_Pos (2UL)
- #define SAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos)
- #define SAADC_INTENCLR_DONE_Disabled (0UL)
- #define SAADC_INTENCLR_DONE_Enabled (1UL)
- #define SAADC_INTENCLR_DONE_Clear (1UL)
- #define SAADC_INTENCLR_END_Pos (1UL)
- #define SAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos)
- #define SAADC_INTENCLR_END_Disabled (0UL)
- #define SAADC_INTENCLR_END_Enabled (1UL)
- #define SAADC_INTENCLR_END_Clear (1UL)
- #define SAADC_INTENCLR_STARTED_Pos (0UL)
- #define SAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos)
- #define SAADC_INTENCLR_STARTED_Disabled (0UL)
- #define SAADC_INTENCLR_STARTED_Enabled (1UL)
- #define SAADC_INTENCLR_STARTED_Clear (1UL)
- #define SAADC_STATUS_STATUS_Pos (0UL)
- #define SAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos)
- #define SAADC_STATUS_STATUS_Ready (0UL)
- #define SAADC_STATUS_STATUS_Busy (1UL)
- #define SAADC_ENABLE_ENABLE_Pos (0UL)
- #define SAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos)
- #define SAADC_ENABLE_ENABLE_Disabled (0UL)
- #define SAADC_ENABLE_ENABLE_Enabled (1UL)
- #define SAADC_CH_PSELP_PSELP_Pos (0UL)
- #define SAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos)
- #define SAADC_CH_PSELP_PSELP_NC (0UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL)
- #define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL)
- #define SAADC_CH_PSELP_PSELP_VDD (9UL)
- #define SAADC_CH_PSELN_PSELN_Pos (0UL)
- #define SAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos)
- #define SAADC_CH_PSELN_PSELN_NC (0UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL)
- #define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL)
- #define SAADC_CH_PSELN_PSELN_VDD (9UL)
- #define SAADC_CH_CONFIG_BURST_Pos (24UL)
- #define SAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos)
- #define SAADC_CH_CONFIG_BURST_Disabled (0UL)
- #define SAADC_CH_CONFIG_BURST_Enabled (1UL)
- #define SAADC_CH_CONFIG_MODE_Pos (20UL)
- #define SAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos)
- #define SAADC_CH_CONFIG_MODE_SE (0UL)
- #define SAADC_CH_CONFIG_MODE_Diff (1UL)
- #define SAADC_CH_CONFIG_TACQ_Pos (16UL)
- #define SAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos)
- #define SAADC_CH_CONFIG_TACQ_3us (0UL)
- #define SAADC_CH_CONFIG_TACQ_5us (1UL)
- #define SAADC_CH_CONFIG_TACQ_10us (2UL)
- #define SAADC_CH_CONFIG_TACQ_15us (3UL)
- #define SAADC_CH_CONFIG_TACQ_20us (4UL)
- #define SAADC_CH_CONFIG_TACQ_40us (5UL)
- #define SAADC_CH_CONFIG_REFSEL_Pos (12UL)
- #define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos)
- #define SAADC_CH_CONFIG_REFSEL_Internal (0UL)
- #define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL)
- #define SAADC_CH_CONFIG_GAIN_Pos (8UL)
- #define SAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos)
- #define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL)
- #define SAADC_CH_CONFIG_GAIN_Gain1 (5UL)
- #define SAADC_CH_CONFIG_GAIN_Gain2 (6UL)
- #define SAADC_CH_CONFIG_GAIN_Gain4 (7UL)
- #define SAADC_CH_CONFIG_RESN_Pos (4UL)
- #define SAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos)
- #define SAADC_CH_CONFIG_RESN_Bypass (0UL)
- #define SAADC_CH_CONFIG_RESN_Pulldown (1UL)
- #define SAADC_CH_CONFIG_RESN_Pullup (2UL)
- #define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL)
- #define SAADC_CH_CONFIG_RESP_Pos (0UL)
- #define SAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos)
- #define SAADC_CH_CONFIG_RESP_Bypass (0UL)
- #define SAADC_CH_CONFIG_RESP_Pulldown (1UL)
- #define SAADC_CH_CONFIG_RESP_Pullup (2UL)
- #define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL)
- #define SAADC_CH_LIMIT_HIGH_Pos (16UL)
- #define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos)
- #define SAADC_CH_LIMIT_LOW_Pos (0UL)
- #define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos)
- #define SAADC_RESOLUTION_VAL_Pos (0UL)
- #define SAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos)
- #define SAADC_RESOLUTION_VAL_8bit (0UL)
- #define SAADC_RESOLUTION_VAL_10bit (1UL)
- #define SAADC_RESOLUTION_VAL_12bit (2UL)
- #define SAADC_RESOLUTION_VAL_14bit (3UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL)
- #define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL)
- #define SAADC_SAMPLERATE_MODE_Pos (12UL)
- #define SAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos)
- #define SAADC_SAMPLERATE_MODE_Task (0UL)
- #define SAADC_SAMPLERATE_MODE_Timers (1UL)
- #define SAADC_SAMPLERATE_CC_Pos (0UL)
- #define SAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos)
- #define SAADC_RESULT_PTR_PTR_Pos (0UL)
- #define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos)
- #define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL)
- #define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos)
- #define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL)
- #define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos)
- #define SPI_INTENSET_READY_Pos (2UL)
- #define SPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos)
- #define SPI_INTENSET_READY_Disabled (0UL)
- #define SPI_INTENSET_READY_Enabled (1UL)
- #define SPI_INTENSET_READY_Set (1UL)
- #define SPI_INTENCLR_READY_Pos (2UL)
- #define SPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos)
- #define SPI_INTENCLR_READY_Disabled (0UL)
- #define SPI_INTENCLR_READY_Enabled (1UL)
- #define SPI_INTENCLR_READY_Clear (1UL)
- #define SPI_ENABLE_ENABLE_Pos (0UL)
- #define SPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos)
- #define SPI_ENABLE_ENABLE_Disabled (0UL)
- #define SPI_ENABLE_ENABLE_Enabled (1UL)
- #define SPI_PSEL_SCK_PSELSCK_Pos (0UL)
- #define SPI_PSEL_SCK_PSELSCK_Msk (0xFFFFFFFFUL << SPI_PSEL_SCK_PSELSCK_Pos)
- #define SPI_PSEL_SCK_PSELSCK_Disconnected (0xFFFFFFFFUL)
- #define SPI_PSEL_MOSI_PSELMOSI_Pos (0UL)
- #define SPI_PSEL_MOSI_PSELMOSI_Msk (0xFFFFFFFFUL << SPI_PSEL_MOSI_PSELMOSI_Pos)
- #define SPI_PSEL_MOSI_PSELMOSI_Disconnected (0xFFFFFFFFUL)
- #define SPI_PSEL_MISO_PSELMISO_Pos (0UL)
- #define SPI_PSEL_MISO_PSELMISO_Msk (0xFFFFFFFFUL << SPI_PSEL_MISO_PSELMISO_Pos)
- #define SPI_PSEL_MISO_PSELMISO_Disconnected (0xFFFFFFFFUL)
- #define SPI_RXD_RXD_Pos (0UL)
- #define SPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos)
- #define SPI_TXD_TXD_Pos (0UL)
- #define SPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos)
- #define SPI_FREQUENCY_FREQUENCY_Pos (0UL)
- #define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos)
- #define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
- #define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
- #define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
- #define SPI_CONFIG_CPOL_Pos (2UL)
- #define SPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos)
- #define SPI_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPI_CONFIG_CPOL_ActiveLow (1UL)
- #define SPI_CONFIG_CPHA_Pos (1UL)
- #define SPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos)
- #define SPI_CONFIG_CPHA_Leading (0UL)
- #define SPI_CONFIG_CPHA_Trailing (1UL)
- #define SPI_CONFIG_ORDER_Pos (0UL)
- #define SPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos)
- #define SPI_CONFIG_ORDER_MsbFirst (0UL)
- #define SPI_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIM_SHORTS_END_START_Pos (17UL)
- #define SPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos)
- #define SPIM_SHORTS_END_START_Disabled (0UL)
- #define SPIM_SHORTS_END_START_Enabled (1UL)
- #define SPIM_INTENSET_STARTED_Pos (19UL)
- #define SPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos)
- #define SPIM_INTENSET_STARTED_Disabled (0UL)
- #define SPIM_INTENSET_STARTED_Enabled (1UL)
- #define SPIM_INTENSET_STARTED_Set (1UL)
- #define SPIM_INTENSET_ENDTX_Pos (8UL)
- #define SPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos)
- #define SPIM_INTENSET_ENDTX_Disabled (0UL)
- #define SPIM_INTENSET_ENDTX_Enabled (1UL)
- #define SPIM_INTENSET_ENDTX_Set (1UL)
- #define SPIM_INTENSET_END_Pos (6UL)
- #define SPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos)
- #define SPIM_INTENSET_END_Disabled (0UL)
- #define SPIM_INTENSET_END_Enabled (1UL)
- #define SPIM_INTENSET_END_Set (1UL)
- #define SPIM_INTENSET_ENDRX_Pos (4UL)
- #define SPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos)
- #define SPIM_INTENSET_ENDRX_Disabled (0UL)
- #define SPIM_INTENSET_ENDRX_Enabled (1UL)
- #define SPIM_INTENSET_ENDRX_Set (1UL)
- #define SPIM_INTENSET_STOPPED_Pos (1UL)
- #define SPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos)
- #define SPIM_INTENSET_STOPPED_Disabled (0UL)
- #define SPIM_INTENSET_STOPPED_Enabled (1UL)
- #define SPIM_INTENSET_STOPPED_Set (1UL)
- #define SPIM_INTENCLR_STARTED_Pos (19UL)
- #define SPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos)
- #define SPIM_INTENCLR_STARTED_Disabled (0UL)
- #define SPIM_INTENCLR_STARTED_Enabled (1UL)
- #define SPIM_INTENCLR_STARTED_Clear (1UL)
- #define SPIM_INTENCLR_ENDTX_Pos (8UL)
- #define SPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos)
- #define SPIM_INTENCLR_ENDTX_Disabled (0UL)
- #define SPIM_INTENCLR_ENDTX_Enabled (1UL)
- #define SPIM_INTENCLR_ENDTX_Clear (1UL)
- #define SPIM_INTENCLR_END_Pos (6UL)
- #define SPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos)
- #define SPIM_INTENCLR_END_Disabled (0UL)
- #define SPIM_INTENCLR_END_Enabled (1UL)
- #define SPIM_INTENCLR_END_Clear (1UL)
- #define SPIM_INTENCLR_ENDRX_Pos (4UL)
- #define SPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos)
- #define SPIM_INTENCLR_ENDRX_Disabled (0UL)
- #define SPIM_INTENCLR_ENDRX_Enabled (1UL)
- #define SPIM_INTENCLR_ENDRX_Clear (1UL)
- #define SPIM_INTENCLR_STOPPED_Pos (1UL)
- #define SPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos)
- #define SPIM_INTENCLR_STOPPED_Disabled (0UL)
- #define SPIM_INTENCLR_STOPPED_Enabled (1UL)
- #define SPIM_INTENCLR_STOPPED_Clear (1UL)
- #define SPIM_ENABLE_ENABLE_Pos (0UL)
- #define SPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos)
- #define SPIM_ENABLE_ENABLE_Disabled (0UL)
- #define SPIM_ENABLE_ENABLE_Enabled (7UL)
- #define SPIM_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos)
- #define SPIM_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_SCK_PIN_Pos (0UL)
- #define SPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos)
- #define SPIM_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos)
- #define SPIM_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_MOSI_PIN_Pos (0UL)
- #define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos)
- #define SPIM_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos)
- #define SPIM_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPIM_PSEL_MISO_PIN_Pos (0UL)
- #define SPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos)
- #define SPIM_FREQUENCY_FREQUENCY_Pos (0UL)
- #define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos)
- #define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
- #define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
- #define SPIM_RXD_PTR_PTR_Pos (0UL)
- #define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos)
- #define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos)
- #define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos)
- #define SPIM_RXD_LIST_LIST_Pos (0UL)
- #define SPIM_RXD_LIST_LIST_Msk (0x7UL << SPIM_RXD_LIST_LIST_Pos)
- #define SPIM_RXD_LIST_LIST_Disabled (0UL)
- #define SPIM_RXD_LIST_LIST_ArrayList (1UL)
- #define SPIM_TXD_PTR_PTR_Pos (0UL)
- #define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos)
- #define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos)
- #define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos)
- #define SPIM_TXD_LIST_LIST_Pos (0UL)
- #define SPIM_TXD_LIST_LIST_Msk (0x7UL << SPIM_TXD_LIST_LIST_Pos)
- #define SPIM_TXD_LIST_LIST_Disabled (0UL)
- #define SPIM_TXD_LIST_LIST_ArrayList (1UL)
- #define SPIM_CONFIG_CPOL_Pos (2UL)
- #define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos)
- #define SPIM_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPIM_CONFIG_CPOL_ActiveLow (1UL)
- #define SPIM_CONFIG_CPHA_Pos (1UL)
- #define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos)
- #define SPIM_CONFIG_CPHA_Leading (0UL)
- #define SPIM_CONFIG_CPHA_Trailing (1UL)
- #define SPIM_CONFIG_ORDER_Pos (0UL)
- #define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos)
- #define SPIM_CONFIG_ORDER_MsbFirst (0UL)
- #define SPIM_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIM_ORC_ORC_Pos (0UL)
- #define SPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos)
- #define SPIS_SHORTS_END_ACQUIRE_Pos (2UL)
- #define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos)
- #define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL)
- #define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL)
- #define SPIS_INTENSET_ACQUIRED_Pos (10UL)
- #define SPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos)
- #define SPIS_INTENSET_ACQUIRED_Disabled (0UL)
- #define SPIS_INTENSET_ACQUIRED_Enabled (1UL)
- #define SPIS_INTENSET_ACQUIRED_Set (1UL)
- #define SPIS_INTENSET_ENDRX_Pos (4UL)
- #define SPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos)
- #define SPIS_INTENSET_ENDRX_Disabled (0UL)
- #define SPIS_INTENSET_ENDRX_Enabled (1UL)
- #define SPIS_INTENSET_ENDRX_Set (1UL)
- #define SPIS_INTENSET_END_Pos (1UL)
- #define SPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos)
- #define SPIS_INTENSET_END_Disabled (0UL)
- #define SPIS_INTENSET_END_Enabled (1UL)
- #define SPIS_INTENSET_END_Set (1UL)
- #define SPIS_INTENCLR_ACQUIRED_Pos (10UL)
- #define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos)
- #define SPIS_INTENCLR_ACQUIRED_Disabled (0UL)
- #define SPIS_INTENCLR_ACQUIRED_Enabled (1UL)
- #define SPIS_INTENCLR_ACQUIRED_Clear (1UL)
- #define SPIS_INTENCLR_ENDRX_Pos (4UL)
- #define SPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos)
- #define SPIS_INTENCLR_ENDRX_Disabled (0UL)
- #define SPIS_INTENCLR_ENDRX_Enabled (1UL)
- #define SPIS_INTENCLR_ENDRX_Clear (1UL)
- #define SPIS_INTENCLR_END_Pos (1UL)
- #define SPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos)
- #define SPIS_INTENCLR_END_Disabled (0UL)
- #define SPIS_INTENCLR_END_Enabled (1UL)
- #define SPIS_INTENCLR_END_Clear (1UL)
- #define SPIS_SEMSTAT_SEMSTAT_Pos (0UL)
- #define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos)
- #define SPIS_SEMSTAT_SEMSTAT_Free (0UL)
- #define SPIS_SEMSTAT_SEMSTAT_CPU (1UL)
- #define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL)
- #define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL)
- #define SPIS_STATUS_OVERFLOW_Pos (1UL)
- #define SPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos)
- #define SPIS_STATUS_OVERFLOW_NotPresent (0UL)
- #define SPIS_STATUS_OVERFLOW_Present (1UL)
- #define SPIS_STATUS_OVERFLOW_Clear (1UL)
- #define SPIS_STATUS_OVERREAD_Pos (0UL)
- #define SPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos)
- #define SPIS_STATUS_OVERREAD_NotPresent (0UL)
- #define SPIS_STATUS_OVERREAD_Present (1UL)
- #define SPIS_STATUS_OVERREAD_Clear (1UL)
- #define SPIS_ENABLE_ENABLE_Pos (0UL)
- #define SPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos)
- #define SPIS_ENABLE_ENABLE_Disabled (0UL)
- #define SPIS_ENABLE_ENABLE_Enabled (2UL)
- #define SPIS_PSEL_SCK_CONNECT_Pos (31UL)
- #define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos)
- #define SPIS_PSEL_SCK_CONNECT_Connected (0UL)
- #define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_SCK_PIN_Pos (0UL)
- #define SPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos)
- #define SPIS_PSEL_MISO_CONNECT_Pos (31UL)
- #define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos)
- #define SPIS_PSEL_MISO_CONNECT_Connected (0UL)
- #define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_MISO_PIN_Pos (0UL)
- #define SPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos)
- #define SPIS_PSEL_MOSI_CONNECT_Pos (31UL)
- #define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos)
- #define SPIS_PSEL_MOSI_CONNECT_Connected (0UL)
- #define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_MOSI_PIN_Pos (0UL)
- #define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos)
- #define SPIS_PSEL_CSN_CONNECT_Pos (31UL)
- #define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos)
- #define SPIS_PSEL_CSN_CONNECT_Connected (0UL)
- #define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL)
- #define SPIS_PSEL_CSN_PIN_Pos (0UL)
- #define SPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos)
- #define SPIS_RXD_PTR_PTR_Pos (0UL)
- #define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos)
- #define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos)
- #define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos)
- #define SPIS_TXD_PTR_PTR_Pos (0UL)
- #define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos)
- #define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define SPIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos)
- #define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define SPIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos)
- #define SPIS_CONFIG_CPOL_Pos (2UL)
- #define SPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos)
- #define SPIS_CONFIG_CPOL_ActiveHigh (0UL)
- #define SPIS_CONFIG_CPOL_ActiveLow (1UL)
- #define SPIS_CONFIG_CPHA_Pos (1UL)
- #define SPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos)
- #define SPIS_CONFIG_CPHA_Leading (0UL)
- #define SPIS_CONFIG_CPHA_Trailing (1UL)
- #define SPIS_CONFIG_ORDER_Pos (0UL)
- #define SPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos)
- #define SPIS_CONFIG_ORDER_MsbFirst (0UL)
- #define SPIS_CONFIG_ORDER_LsbFirst (1UL)
- #define SPIS_DEF_DEF_Pos (0UL)
- #define SPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos)
- #define SPIS_ORC_ORC_Pos (0UL)
- #define SPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos)
- #define TEMP_INTENSET_DATARDY_Pos (0UL)
- #define TEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos)
- #define TEMP_INTENSET_DATARDY_Disabled (0UL)
- #define TEMP_INTENSET_DATARDY_Enabled (1UL)
- #define TEMP_INTENSET_DATARDY_Set (1UL)
- #define TEMP_INTENCLR_DATARDY_Pos (0UL)
- #define TEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos)
- #define TEMP_INTENCLR_DATARDY_Disabled (0UL)
- #define TEMP_INTENCLR_DATARDY_Enabled (1UL)
- #define TEMP_INTENCLR_DATARDY_Clear (1UL)
- #define TEMP_TEMP_TEMP_Pos (0UL)
- #define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos)
- #define TEMP_A0_A0_Pos (0UL)
- #define TEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos)
- #define TEMP_A1_A1_Pos (0UL)
- #define TEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos)
- #define TEMP_A2_A2_Pos (0UL)
- #define TEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos)
- #define TEMP_A3_A3_Pos (0UL)
- #define TEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos)
- #define TEMP_A4_A4_Pos (0UL)
- #define TEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos)
- #define TEMP_A5_A5_Pos (0UL)
- #define TEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos)
- #define TEMP_B0_B0_Pos (0UL)
- #define TEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos)
- #define TEMP_B1_B1_Pos (0UL)
- #define TEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos)
- #define TEMP_B2_B2_Pos (0UL)
- #define TEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos)
- #define TEMP_B3_B3_Pos (0UL)
- #define TEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos)
- #define TEMP_B4_B4_Pos (0UL)
- #define TEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos)
- #define TEMP_B5_B5_Pos (0UL)
- #define TEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos)
- #define TEMP_T0_T0_Pos (0UL)
- #define TEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos)
- #define TEMP_T1_T1_Pos (0UL)
- #define TEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos)
- #define TEMP_T2_T2_Pos (0UL)
- #define TEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos)
- #define TEMP_T3_T3_Pos (0UL)
- #define TEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos)
- #define TEMP_T4_T4_Pos (0UL)
- #define TEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos)
- #define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos)
- #define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos)
- #define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos)
- #define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos)
- #define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos)
- #define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos)
- #define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL)
- #define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE5_Pos (21UL)
- #define TIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos)
- #define TIMER_INTENSET_COMPARE5_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE5_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE5_Set (1UL)
- #define TIMER_INTENSET_COMPARE4_Pos (20UL)
- #define TIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos)
- #define TIMER_INTENSET_COMPARE4_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE4_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE4_Set (1UL)
- #define TIMER_INTENSET_COMPARE3_Pos (19UL)
- #define TIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos)
- #define TIMER_INTENSET_COMPARE3_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE3_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE3_Set (1UL)
- #define TIMER_INTENSET_COMPARE2_Pos (18UL)
- #define TIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos)
- #define TIMER_INTENSET_COMPARE2_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE2_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE2_Set (1UL)
- #define TIMER_INTENSET_COMPARE1_Pos (17UL)
- #define TIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos)
- #define TIMER_INTENSET_COMPARE1_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE1_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE1_Set (1UL)
- #define TIMER_INTENSET_COMPARE0_Pos (16UL)
- #define TIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos)
- #define TIMER_INTENSET_COMPARE0_Disabled (0UL)
- #define TIMER_INTENSET_COMPARE0_Enabled (1UL)
- #define TIMER_INTENSET_COMPARE0_Set (1UL)
- #define TIMER_INTENCLR_COMPARE5_Pos (21UL)
- #define TIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos)
- #define TIMER_INTENCLR_COMPARE5_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE5_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE5_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE4_Pos (20UL)
- #define TIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos)
- #define TIMER_INTENCLR_COMPARE4_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE4_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE4_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE3_Pos (19UL)
- #define TIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos)
- #define TIMER_INTENCLR_COMPARE3_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE3_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE3_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE2_Pos (18UL)
- #define TIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos)
- #define TIMER_INTENCLR_COMPARE2_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE2_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE2_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE1_Pos (17UL)
- #define TIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos)
- #define TIMER_INTENCLR_COMPARE1_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE1_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE1_Clear (1UL)
- #define TIMER_INTENCLR_COMPARE0_Pos (16UL)
- #define TIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos)
- #define TIMER_INTENCLR_COMPARE0_Disabled (0UL)
- #define TIMER_INTENCLR_COMPARE0_Enabled (1UL)
- #define TIMER_INTENCLR_COMPARE0_Clear (1UL)
- #define TIMER_MODE_MODE_Pos (0UL)
- #define TIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos)
- #define TIMER_MODE_MODE_Timer (0UL)
- #define TIMER_MODE_MODE_Counter (1UL)
- #define TIMER_MODE_MODE_LowPowerCounter (2UL)
- #define TIMER_BITMODE_BITMODE_Pos (0UL)
- #define TIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos)
- #define TIMER_BITMODE_BITMODE_16Bit (0UL)
- #define TIMER_BITMODE_BITMODE_08Bit (1UL)
- #define TIMER_BITMODE_BITMODE_24Bit (2UL)
- #define TIMER_BITMODE_BITMODE_32Bit (3UL)
- #define TIMER_PRESCALER_PRESCALER_Pos (0UL)
- #define TIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos)
- #define TIMER_CC_CC_Pos (0UL)
- #define TIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos)
- #define TWI_SHORTS_BB_STOP_Pos (1UL)
- #define TWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos)
- #define TWI_SHORTS_BB_STOP_Disabled (0UL)
- #define TWI_SHORTS_BB_STOP_Enabled (1UL)
- #define TWI_SHORTS_BB_SUSPEND_Pos (0UL)
- #define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos)
- #define TWI_SHORTS_BB_SUSPEND_Disabled (0UL)
- #define TWI_SHORTS_BB_SUSPEND_Enabled (1UL)
- #define TWI_INTENSET_SUSPENDED_Pos (18UL)
- #define TWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos)
- #define TWI_INTENSET_SUSPENDED_Disabled (0UL)
- #define TWI_INTENSET_SUSPENDED_Enabled (1UL)
- #define TWI_INTENSET_SUSPENDED_Set (1UL)
- #define TWI_INTENSET_BB_Pos (14UL)
- #define TWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos)
- #define TWI_INTENSET_BB_Disabled (0UL)
- #define TWI_INTENSET_BB_Enabled (1UL)
- #define TWI_INTENSET_BB_Set (1UL)
- #define TWI_INTENSET_ERROR_Pos (9UL)
- #define TWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos)
- #define TWI_INTENSET_ERROR_Disabled (0UL)
- #define TWI_INTENSET_ERROR_Enabled (1UL)
- #define TWI_INTENSET_ERROR_Set (1UL)
- #define TWI_INTENSET_TXDSENT_Pos (7UL)
- #define TWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos)
- #define TWI_INTENSET_TXDSENT_Disabled (0UL)
- #define TWI_INTENSET_TXDSENT_Enabled (1UL)
- #define TWI_INTENSET_TXDSENT_Set (1UL)
- #define TWI_INTENSET_RXDREADY_Pos (2UL)
- #define TWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos)
- #define TWI_INTENSET_RXDREADY_Disabled (0UL)
- #define TWI_INTENSET_RXDREADY_Enabled (1UL)
- #define TWI_INTENSET_RXDREADY_Set (1UL)
- #define TWI_INTENSET_STOPPED_Pos (1UL)
- #define TWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos)
- #define TWI_INTENSET_STOPPED_Disabled (0UL)
- #define TWI_INTENSET_STOPPED_Enabled (1UL)
- #define TWI_INTENSET_STOPPED_Set (1UL)
- #define TWI_INTENCLR_SUSPENDED_Pos (18UL)
- #define TWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos)
- #define TWI_INTENCLR_SUSPENDED_Disabled (0UL)
- #define TWI_INTENCLR_SUSPENDED_Enabled (1UL)
- #define TWI_INTENCLR_SUSPENDED_Clear (1UL)
- #define TWI_INTENCLR_BB_Pos (14UL)
- #define TWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos)
- #define TWI_INTENCLR_BB_Disabled (0UL)
- #define TWI_INTENCLR_BB_Enabled (1UL)
- #define TWI_INTENCLR_BB_Clear (1UL)
- #define TWI_INTENCLR_ERROR_Pos (9UL)
- #define TWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos)
- #define TWI_INTENCLR_ERROR_Disabled (0UL)
- #define TWI_INTENCLR_ERROR_Enabled (1UL)
- #define TWI_INTENCLR_ERROR_Clear (1UL)
- #define TWI_INTENCLR_TXDSENT_Pos (7UL)
- #define TWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos)
- #define TWI_INTENCLR_TXDSENT_Disabled (0UL)
- #define TWI_INTENCLR_TXDSENT_Enabled (1UL)
- #define TWI_INTENCLR_TXDSENT_Clear (1UL)
- #define TWI_INTENCLR_RXDREADY_Pos (2UL)
- #define TWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos)
- #define TWI_INTENCLR_RXDREADY_Disabled (0UL)
- #define TWI_INTENCLR_RXDREADY_Enabled (1UL)
- #define TWI_INTENCLR_RXDREADY_Clear (1UL)
- #define TWI_INTENCLR_STOPPED_Pos (1UL)
- #define TWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos)
- #define TWI_INTENCLR_STOPPED_Disabled (0UL)
- #define TWI_INTENCLR_STOPPED_Enabled (1UL)
- #define TWI_INTENCLR_STOPPED_Clear (1UL)
- #define TWI_ERRORSRC_DNACK_Pos (2UL)
- #define TWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos)
- #define TWI_ERRORSRC_DNACK_NotPresent (0UL)
- #define TWI_ERRORSRC_DNACK_Present (1UL)
- #define TWI_ERRORSRC_DNACK_Clear (1UL)
- #define TWI_ERRORSRC_ANACK_Pos (1UL)
- #define TWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos)
- #define TWI_ERRORSRC_ANACK_NotPresent (0UL)
- #define TWI_ERRORSRC_ANACK_Present (1UL)
- #define TWI_ERRORSRC_ANACK_Clear (1UL)
- #define TWI_ERRORSRC_OVERRUN_Pos (0UL)
- #define TWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos)
- #define TWI_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define TWI_ERRORSRC_OVERRUN_Present (1UL)
- #define TWI_ERRORSRC_OVERRUN_Clear (1UL)
- #define TWI_ENABLE_ENABLE_Pos (0UL)
- #define TWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos)
- #define TWI_ENABLE_ENABLE_Disabled (0UL)
- #define TWI_ENABLE_ENABLE_Enabled (5UL)
- #define TWI_PSELSCL_PSELSCL_Pos (0UL)
- #define TWI_PSELSCL_PSELSCL_Msk (0xFFFFFFFFUL << TWI_PSELSCL_PSELSCL_Pos)
- #define TWI_PSELSCL_PSELSCL_Disconnected (0xFFFFFFFFUL)
- #define TWI_PSELSDA_PSELSDA_Pos (0UL)
- #define TWI_PSELSDA_PSELSDA_Msk (0xFFFFFFFFUL << TWI_PSELSDA_PSELSDA_Pos)
- #define TWI_PSELSDA_PSELSDA_Disconnected (0xFFFFFFFFUL)
- #define TWI_RXD_RXD_Pos (0UL)
- #define TWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos)
- #define TWI_TXD_TXD_Pos (0UL)
- #define TWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos)
- #define TWI_FREQUENCY_FREQUENCY_Pos (0UL)
- #define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos)
- #define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
- #define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL)
- #define TWI_ADDRESS_ADDRESS_Pos (0UL)
- #define TWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos)
- #define TWIM_SHORTS_LASTRX_STOP_Pos (12UL)
- #define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos)
- #define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos)
- #define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL)
- #define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_STOP_Pos (9UL)
- #define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos)
- #define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos)
- #define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL)
- #define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL)
- #define TWIM_INTEN_LASTTX_Pos (24UL)
- #define TWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos)
- #define TWIM_INTEN_LASTTX_Disabled (0UL)
- #define TWIM_INTEN_LASTTX_Enabled (1UL)
- #define TWIM_INTEN_LASTRX_Pos (23UL)
- #define TWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos)
- #define TWIM_INTEN_LASTRX_Disabled (0UL)
- #define TWIM_INTEN_LASTRX_Enabled (1UL)
- #define TWIM_INTEN_TXSTARTED_Pos (20UL)
- #define TWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos)
- #define TWIM_INTEN_TXSTARTED_Disabled (0UL)
- #define TWIM_INTEN_TXSTARTED_Enabled (1UL)
- #define TWIM_INTEN_RXSTARTED_Pos (19UL)
- #define TWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos)
- #define TWIM_INTEN_RXSTARTED_Disabled (0UL)
- #define TWIM_INTEN_RXSTARTED_Enabled (1UL)
- #define TWIM_INTEN_SUSPENDED_Pos (18UL)
- #define TWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos)
- #define TWIM_INTEN_SUSPENDED_Disabled (0UL)
- #define TWIM_INTEN_SUSPENDED_Enabled (1UL)
- #define TWIM_INTEN_ERROR_Pos (9UL)
- #define TWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos)
- #define TWIM_INTEN_ERROR_Disabled (0UL)
- #define TWIM_INTEN_ERROR_Enabled (1UL)
- #define TWIM_INTEN_STOPPED_Pos (1UL)
- #define TWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos)
- #define TWIM_INTEN_STOPPED_Disabled (0UL)
- #define TWIM_INTEN_STOPPED_Enabled (1UL)
- #define TWIM_INTENSET_LASTTX_Pos (24UL)
- #define TWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos)
- #define TWIM_INTENSET_LASTTX_Disabled (0UL)
- #define TWIM_INTENSET_LASTTX_Enabled (1UL)
- #define TWIM_INTENSET_LASTTX_Set (1UL)
- #define TWIM_INTENSET_LASTRX_Pos (23UL)
- #define TWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos)
- #define TWIM_INTENSET_LASTRX_Disabled (0UL)
- #define TWIM_INTENSET_LASTRX_Enabled (1UL)
- #define TWIM_INTENSET_LASTRX_Set (1UL)
- #define TWIM_INTENSET_TXSTARTED_Pos (20UL)
- #define TWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos)
- #define TWIM_INTENSET_TXSTARTED_Disabled (0UL)
- #define TWIM_INTENSET_TXSTARTED_Enabled (1UL)
- #define TWIM_INTENSET_TXSTARTED_Set (1UL)
- #define TWIM_INTENSET_RXSTARTED_Pos (19UL)
- #define TWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos)
- #define TWIM_INTENSET_RXSTARTED_Disabled (0UL)
- #define TWIM_INTENSET_RXSTARTED_Enabled (1UL)
- #define TWIM_INTENSET_RXSTARTED_Set (1UL)
- #define TWIM_INTENSET_SUSPENDED_Pos (18UL)
- #define TWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos)
- #define TWIM_INTENSET_SUSPENDED_Disabled (0UL)
- #define TWIM_INTENSET_SUSPENDED_Enabled (1UL)
- #define TWIM_INTENSET_SUSPENDED_Set (1UL)
- #define TWIM_INTENSET_ERROR_Pos (9UL)
- #define TWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos)
- #define TWIM_INTENSET_ERROR_Disabled (0UL)
- #define TWIM_INTENSET_ERROR_Enabled (1UL)
- #define TWIM_INTENSET_ERROR_Set (1UL)
- #define TWIM_INTENSET_STOPPED_Pos (1UL)
- #define TWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos)
- #define TWIM_INTENSET_STOPPED_Disabled (0UL)
- #define TWIM_INTENSET_STOPPED_Enabled (1UL)
- #define TWIM_INTENSET_STOPPED_Set (1UL)
- #define TWIM_INTENCLR_LASTTX_Pos (24UL)
- #define TWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos)
- #define TWIM_INTENCLR_LASTTX_Disabled (0UL)
- #define TWIM_INTENCLR_LASTTX_Enabled (1UL)
- #define TWIM_INTENCLR_LASTTX_Clear (1UL)
- #define TWIM_INTENCLR_LASTRX_Pos (23UL)
- #define TWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos)
- #define TWIM_INTENCLR_LASTRX_Disabled (0UL)
- #define TWIM_INTENCLR_LASTRX_Enabled (1UL)
- #define TWIM_INTENCLR_LASTRX_Clear (1UL)
- #define TWIM_INTENCLR_TXSTARTED_Pos (20UL)
- #define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos)
- #define TWIM_INTENCLR_TXSTARTED_Disabled (0UL)
- #define TWIM_INTENCLR_TXSTARTED_Enabled (1UL)
- #define TWIM_INTENCLR_TXSTARTED_Clear (1UL)
- #define TWIM_INTENCLR_RXSTARTED_Pos (19UL)
- #define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos)
- #define TWIM_INTENCLR_RXSTARTED_Disabled (0UL)
- #define TWIM_INTENCLR_RXSTARTED_Enabled (1UL)
- #define TWIM_INTENCLR_RXSTARTED_Clear (1UL)
- #define TWIM_INTENCLR_SUSPENDED_Pos (18UL)
- #define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos)
- #define TWIM_INTENCLR_SUSPENDED_Disabled (0UL)
- #define TWIM_INTENCLR_SUSPENDED_Enabled (1UL)
- #define TWIM_INTENCLR_SUSPENDED_Clear (1UL)
- #define TWIM_INTENCLR_ERROR_Pos (9UL)
- #define TWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos)
- #define TWIM_INTENCLR_ERROR_Disabled (0UL)
- #define TWIM_INTENCLR_ERROR_Enabled (1UL)
- #define TWIM_INTENCLR_ERROR_Clear (1UL)
- #define TWIM_INTENCLR_STOPPED_Pos (1UL)
- #define TWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos)
- #define TWIM_INTENCLR_STOPPED_Disabled (0UL)
- #define TWIM_INTENCLR_STOPPED_Enabled (1UL)
- #define TWIM_INTENCLR_STOPPED_Clear (1UL)
- #define TWIM_ERRORSRC_DNACK_Pos (2UL)
- #define TWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos)
- #define TWIM_ERRORSRC_DNACK_NotReceived (0UL)
- #define TWIM_ERRORSRC_DNACK_Received (1UL)
- #define TWIM_ERRORSRC_ANACK_Pos (1UL)
- #define TWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos)
- #define TWIM_ERRORSRC_ANACK_NotReceived (0UL)
- #define TWIM_ERRORSRC_ANACK_Received (1UL)
- #define TWIM_ERRORSRC_OVERRUN_Pos (0UL)
- #define TWIM_ERRORSRC_OVERRUN_Msk (0x1UL << TWIM_ERRORSRC_OVERRUN_Pos)
- #define TWIM_ERRORSRC_OVERRUN_NotReceived (0UL)
- #define TWIM_ERRORSRC_OVERRUN_Received (1UL)
- #define TWIM_ENABLE_ENABLE_Pos (0UL)
- #define TWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos)
- #define TWIM_ENABLE_ENABLE_Disabled (0UL)
- #define TWIM_ENABLE_ENABLE_Enabled (6UL)
- #define TWIM_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos)
- #define TWIM_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWIM_PSEL_SCL_PIN_Pos (0UL)
- #define TWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos)
- #define TWIM_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos)
- #define TWIM_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWIM_PSEL_SDA_PIN_Pos (0UL)
- #define TWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos)
- #define TWIM_FREQUENCY_FREQUENCY_Pos (0UL)
- #define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos)
- #define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
- #define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
- #define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL)
- #define TWIM_RXD_PTR_PTR_Pos (0UL)
- #define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos)
- #define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos)
- #define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos)
- #define TWIM_RXD_LIST_LIST_Pos (0UL)
- #define TWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos)
- #define TWIM_RXD_LIST_LIST_Disabled (0UL)
- #define TWIM_RXD_LIST_LIST_ArrayList (1UL)
- #define TWIM_TXD_PTR_PTR_Pos (0UL)
- #define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos)
- #define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos)
- #define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos)
- #define TWIM_TXD_LIST_LIST_Pos (0UL)
- #define TWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos)
- #define TWIM_TXD_LIST_LIST_Disabled (0UL)
- #define TWIM_TXD_LIST_LIST_ArrayList (1UL)
- #define TWIM_ADDRESS_ADDRESS_Pos (0UL)
- #define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos)
- #define TWIS_SHORTS_READ_SUSPEND_Pos (14UL)
- #define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos)
- #define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL)
- #define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos)
- #define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL)
- #define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL)
- #define TWIS_INTEN_READ_Pos (26UL)
- #define TWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos)
- #define TWIS_INTEN_READ_Disabled (0UL)
- #define TWIS_INTEN_READ_Enabled (1UL)
- #define TWIS_INTEN_WRITE_Pos (25UL)
- #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos)
- #define TWIS_INTEN_WRITE_Disabled (0UL)
- #define TWIS_INTEN_WRITE_Enabled (1UL)
- #define TWIS_INTEN_TXSTARTED_Pos (20UL)
- #define TWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos)
- #define TWIS_INTEN_TXSTARTED_Disabled (0UL)
- #define TWIS_INTEN_TXSTARTED_Enabled (1UL)
- #define TWIS_INTEN_RXSTARTED_Pos (19UL)
- #define TWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos)
- #define TWIS_INTEN_RXSTARTED_Disabled (0UL)
- #define TWIS_INTEN_RXSTARTED_Enabled (1UL)
- #define TWIS_INTEN_ERROR_Pos (9UL)
- #define TWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos)
- #define TWIS_INTEN_ERROR_Disabled (0UL)
- #define TWIS_INTEN_ERROR_Enabled (1UL)
- #define TWIS_INTEN_STOPPED_Pos (1UL)
- #define TWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos)
- #define TWIS_INTEN_STOPPED_Disabled (0UL)
- #define TWIS_INTEN_STOPPED_Enabled (1UL)
- #define TWIS_INTENSET_READ_Pos (26UL)
- #define TWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos)
- #define TWIS_INTENSET_READ_Disabled (0UL)
- #define TWIS_INTENSET_READ_Enabled (1UL)
- #define TWIS_INTENSET_READ_Set (1UL)
- #define TWIS_INTENSET_WRITE_Pos (25UL)
- #define TWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos)
- #define TWIS_INTENSET_WRITE_Disabled (0UL)
- #define TWIS_INTENSET_WRITE_Enabled (1UL)
- #define TWIS_INTENSET_WRITE_Set (1UL)
- #define TWIS_INTENSET_TXSTARTED_Pos (20UL)
- #define TWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos)
- #define TWIS_INTENSET_TXSTARTED_Disabled (0UL)
- #define TWIS_INTENSET_TXSTARTED_Enabled (1UL)
- #define TWIS_INTENSET_TXSTARTED_Set (1UL)
- #define TWIS_INTENSET_RXSTARTED_Pos (19UL)
- #define TWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos)
- #define TWIS_INTENSET_RXSTARTED_Disabled (0UL)
- #define TWIS_INTENSET_RXSTARTED_Enabled (1UL)
- #define TWIS_INTENSET_RXSTARTED_Set (1UL)
- #define TWIS_INTENSET_ERROR_Pos (9UL)
- #define TWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos)
- #define TWIS_INTENSET_ERROR_Disabled (0UL)
- #define TWIS_INTENSET_ERROR_Enabled (1UL)
- #define TWIS_INTENSET_ERROR_Set (1UL)
- #define TWIS_INTENSET_STOPPED_Pos (1UL)
- #define TWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos)
- #define TWIS_INTENSET_STOPPED_Disabled (0UL)
- #define TWIS_INTENSET_STOPPED_Enabled (1UL)
- #define TWIS_INTENSET_STOPPED_Set (1UL)
- #define TWIS_INTENCLR_READ_Pos (26UL)
- #define TWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos)
- #define TWIS_INTENCLR_READ_Disabled (0UL)
- #define TWIS_INTENCLR_READ_Enabled (1UL)
- #define TWIS_INTENCLR_READ_Clear (1UL)
- #define TWIS_INTENCLR_WRITE_Pos (25UL)
- #define TWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos)
- #define TWIS_INTENCLR_WRITE_Disabled (0UL)
- #define TWIS_INTENCLR_WRITE_Enabled (1UL)
- #define TWIS_INTENCLR_WRITE_Clear (1UL)
- #define TWIS_INTENCLR_TXSTARTED_Pos (20UL)
- #define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos)
- #define TWIS_INTENCLR_TXSTARTED_Disabled (0UL)
- #define TWIS_INTENCLR_TXSTARTED_Enabled (1UL)
- #define TWIS_INTENCLR_TXSTARTED_Clear (1UL)
- #define TWIS_INTENCLR_RXSTARTED_Pos (19UL)
- #define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos)
- #define TWIS_INTENCLR_RXSTARTED_Disabled (0UL)
- #define TWIS_INTENCLR_RXSTARTED_Enabled (1UL)
- #define TWIS_INTENCLR_RXSTARTED_Clear (1UL)
- #define TWIS_INTENCLR_ERROR_Pos (9UL)
- #define TWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos)
- #define TWIS_INTENCLR_ERROR_Disabled (0UL)
- #define TWIS_INTENCLR_ERROR_Enabled (1UL)
- #define TWIS_INTENCLR_ERROR_Clear (1UL)
- #define TWIS_INTENCLR_STOPPED_Pos (1UL)
- #define TWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos)
- #define TWIS_INTENCLR_STOPPED_Disabled (0UL)
- #define TWIS_INTENCLR_STOPPED_Enabled (1UL)
- #define TWIS_INTENCLR_STOPPED_Clear (1UL)
- #define TWIS_ERRORSRC_OVERREAD_Pos (3UL)
- #define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos)
- #define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL)
- #define TWIS_ERRORSRC_OVERREAD_Detected (1UL)
- #define TWIS_ERRORSRC_DNACK_Pos (2UL)
- #define TWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos)
- #define TWIS_ERRORSRC_DNACK_NotReceived (0UL)
- #define TWIS_ERRORSRC_DNACK_Received (1UL)
- #define TWIS_ERRORSRC_OVERFLOW_Pos (0UL)
- #define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos)
- #define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL)
- #define TWIS_ERRORSRC_OVERFLOW_Detected (1UL)
- #define TWIS_MATCH_MATCH_Pos (0UL)
- #define TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos)
- #define TWIS_ENABLE_ENABLE_Pos (0UL)
- #define TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos)
- #define TWIS_ENABLE_ENABLE_Disabled (0UL)
- #define TWIS_ENABLE_ENABLE_Enabled (9UL)
- #define TWIS_PSEL_SCL_CONNECT_Pos (31UL)
- #define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos)
- #define TWIS_PSEL_SCL_CONNECT_Connected (0UL)
- #define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL)
- #define TWIS_PSEL_SCL_PIN_Pos (0UL)
- #define TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos)
- #define TWIS_PSEL_SDA_CONNECT_Pos (31UL)
- #define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos)
- #define TWIS_PSEL_SDA_CONNECT_Connected (0UL)
- #define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL)
- #define TWIS_PSEL_SDA_PIN_Pos (0UL)
- #define TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos)
- #define TWIS_RXD_PTR_PTR_Pos (0UL)
- #define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos)
- #define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos)
- #define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos)
- #define TWIS_TXD_PTR_PTR_Pos (0UL)
- #define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos)
- #define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define TWIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos)
- #define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define TWIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos)
- #define TWIS_ADDRESS_ADDRESS_Pos (0UL)
- #define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos)
- #define TWIS_CONFIG_ADDRESS1_Pos (1UL)
- #define TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos)
- #define TWIS_CONFIG_ADDRESS1_Disabled (0UL)
- #define TWIS_CONFIG_ADDRESS1_Enabled (1UL)
- #define TWIS_CONFIG_ADDRESS0_Pos (0UL)
- #define TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos)
- #define TWIS_CONFIG_ADDRESS0_Disabled (0UL)
- #define TWIS_CONFIG_ADDRESS0_Enabled (1UL)
- #define TWIS_ORC_ORC_Pos (0UL)
- #define TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos)
- #define UART_SHORTS_NCTS_STOPRX_Pos (4UL)
- #define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos)
- #define UART_SHORTS_NCTS_STOPRX_Disabled (0UL)
- #define UART_SHORTS_NCTS_STOPRX_Enabled (1UL)
- #define UART_SHORTS_CTS_STARTRX_Pos (3UL)
- #define UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos)
- #define UART_SHORTS_CTS_STARTRX_Disabled (0UL)
- #define UART_SHORTS_CTS_STARTRX_Enabled (1UL)
- #define UART_INTENSET_RXTO_Pos (17UL)
- #define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos)
- #define UART_INTENSET_RXTO_Disabled (0UL)
- #define UART_INTENSET_RXTO_Enabled (1UL)
- #define UART_INTENSET_RXTO_Set (1UL)
- #define UART_INTENSET_ERROR_Pos (9UL)
- #define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos)
- #define UART_INTENSET_ERROR_Disabled (0UL)
- #define UART_INTENSET_ERROR_Enabled (1UL)
- #define UART_INTENSET_ERROR_Set (1UL)
- #define UART_INTENSET_TXDRDY_Pos (7UL)
- #define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos)
- #define UART_INTENSET_TXDRDY_Disabled (0UL)
- #define UART_INTENSET_TXDRDY_Enabled (1UL)
- #define UART_INTENSET_TXDRDY_Set (1UL)
- #define UART_INTENSET_RXDRDY_Pos (2UL)
- #define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos)
- #define UART_INTENSET_RXDRDY_Disabled (0UL)
- #define UART_INTENSET_RXDRDY_Enabled (1UL)
- #define UART_INTENSET_RXDRDY_Set (1UL)
- #define UART_INTENSET_NCTS_Pos (1UL)
- #define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos)
- #define UART_INTENSET_NCTS_Disabled (0UL)
- #define UART_INTENSET_NCTS_Enabled (1UL)
- #define UART_INTENSET_NCTS_Set (1UL)
- #define UART_INTENSET_CTS_Pos (0UL)
- #define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos)
- #define UART_INTENSET_CTS_Disabled (0UL)
- #define UART_INTENSET_CTS_Enabled (1UL)
- #define UART_INTENSET_CTS_Set (1UL)
- #define UART_INTENCLR_RXTO_Pos (17UL)
- #define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos)
- #define UART_INTENCLR_RXTO_Disabled (0UL)
- #define UART_INTENCLR_RXTO_Enabled (1UL)
- #define UART_INTENCLR_RXTO_Clear (1UL)
- #define UART_INTENCLR_ERROR_Pos (9UL)
- #define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos)
- #define UART_INTENCLR_ERROR_Disabled (0UL)
- #define UART_INTENCLR_ERROR_Enabled (1UL)
- #define UART_INTENCLR_ERROR_Clear (1UL)
- #define UART_INTENCLR_TXDRDY_Pos (7UL)
- #define UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos)
- #define UART_INTENCLR_TXDRDY_Disabled (0UL)
- #define UART_INTENCLR_TXDRDY_Enabled (1UL)
- #define UART_INTENCLR_TXDRDY_Clear (1UL)
- #define UART_INTENCLR_RXDRDY_Pos (2UL)
- #define UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos)
- #define UART_INTENCLR_RXDRDY_Disabled (0UL)
- #define UART_INTENCLR_RXDRDY_Enabled (1UL)
- #define UART_INTENCLR_RXDRDY_Clear (1UL)
- #define UART_INTENCLR_NCTS_Pos (1UL)
- #define UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos)
- #define UART_INTENCLR_NCTS_Disabled (0UL)
- #define UART_INTENCLR_NCTS_Enabled (1UL)
- #define UART_INTENCLR_NCTS_Clear (1UL)
- #define UART_INTENCLR_CTS_Pos (0UL)
- #define UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos)
- #define UART_INTENCLR_CTS_Disabled (0UL)
- #define UART_INTENCLR_CTS_Enabled (1UL)
- #define UART_INTENCLR_CTS_Clear (1UL)
- #define UART_ERRORSRC_BREAK_Pos (3UL)
- #define UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos)
- #define UART_ERRORSRC_BREAK_NotPresent (0UL)
- #define UART_ERRORSRC_BREAK_Present (1UL)
- #define UART_ERRORSRC_FRAMING_Pos (2UL)
- #define UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos)
- #define UART_ERRORSRC_FRAMING_NotPresent (0UL)
- #define UART_ERRORSRC_FRAMING_Present (1UL)
- #define UART_ERRORSRC_PARITY_Pos (1UL)
- #define UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos)
- #define UART_ERRORSRC_PARITY_NotPresent (0UL)
- #define UART_ERRORSRC_PARITY_Present (1UL)
- #define UART_ERRORSRC_OVERRUN_Pos (0UL)
- #define UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos)
- #define UART_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define UART_ERRORSRC_OVERRUN_Present (1UL)
- #define UART_ENABLE_ENABLE_Pos (0UL)
- #define UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos)
- #define UART_ENABLE_ENABLE_Disabled (0UL)
- #define UART_ENABLE_ENABLE_Enabled (4UL)
- #define UART_PSELRTS_PSELRTS_Pos (0UL)
- #define UART_PSELRTS_PSELRTS_Msk (0xFFFFFFFFUL << UART_PSELRTS_PSELRTS_Pos)
- #define UART_PSELRTS_PSELRTS_Disconnected (0xFFFFFFFFUL)
- #define UART_PSELTXD_PSELTXD_Pos (0UL)
- #define UART_PSELTXD_PSELTXD_Msk (0xFFFFFFFFUL << UART_PSELTXD_PSELTXD_Pos)
- #define UART_PSELTXD_PSELTXD_Disconnected (0xFFFFFFFFUL)
- #define UART_PSELCTS_PSELCTS_Pos (0UL)
- #define UART_PSELCTS_PSELCTS_Msk (0xFFFFFFFFUL << UART_PSELCTS_PSELCTS_Pos)
- #define UART_PSELCTS_PSELCTS_Disconnected (0xFFFFFFFFUL)
- #define UART_PSELRXD_PSELRXD_Pos (0UL)
- #define UART_PSELRXD_PSELRXD_Msk (0xFFFFFFFFUL << UART_PSELRXD_PSELRXD_Pos)
- #define UART_PSELRXD_PSELRXD_Disconnected (0xFFFFFFFFUL)
- #define UART_RXD_RXD_Pos (0UL)
- #define UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos)
- #define UART_TXD_TXD_Pos (0UL)
- #define UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos)
- #define UART_BAUDRATE_BAUDRATE_Pos (0UL)
- #define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos)
- #define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL)
- #define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
- #define UART_CONFIG_PARITY_Pos (1UL)
- #define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos)
- #define UART_CONFIG_PARITY_Excluded (0x0UL)
- #define UART_CONFIG_PARITY_Included (0x7UL)
- #define UART_CONFIG_HWFC_Pos (0UL)
- #define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos)
- #define UART_CONFIG_HWFC_Disabled (0UL)
- #define UART_CONFIG_HWFC_Enabled (1UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos)
- #define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL)
- #define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos)
- #define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL)
- #define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL)
- #define UARTE_INTEN_TXSTOPPED_Pos (22UL)
- #define UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos)
- #define UARTE_INTEN_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTEN_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTEN_TXSTARTED_Pos (20UL)
- #define UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos)
- #define UARTE_INTEN_TXSTARTED_Disabled (0UL)
- #define UARTE_INTEN_TXSTARTED_Enabled (1UL)
- #define UARTE_INTEN_RXSTARTED_Pos (19UL)
- #define UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos)
- #define UARTE_INTEN_RXSTARTED_Disabled (0UL)
- #define UARTE_INTEN_RXSTARTED_Enabled (1UL)
- #define UARTE_INTEN_RXTO_Pos (17UL)
- #define UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos)
- #define UARTE_INTEN_RXTO_Disabled (0UL)
- #define UARTE_INTEN_RXTO_Enabled (1UL)
- #define UARTE_INTEN_ERROR_Pos (9UL)
- #define UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos)
- #define UARTE_INTEN_ERROR_Disabled (0UL)
- #define UARTE_INTEN_ERROR_Enabled (1UL)
- #define UARTE_INTEN_ENDTX_Pos (8UL)
- #define UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos)
- #define UARTE_INTEN_ENDTX_Disabled (0UL)
- #define UARTE_INTEN_ENDTX_Enabled (1UL)
- #define UARTE_INTEN_TXDRDY_Pos (7UL)
- #define UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos)
- #define UARTE_INTEN_TXDRDY_Disabled (0UL)
- #define UARTE_INTEN_TXDRDY_Enabled (1UL)
- #define UARTE_INTEN_ENDRX_Pos (4UL)
- #define UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos)
- #define UARTE_INTEN_ENDRX_Disabled (0UL)
- #define UARTE_INTEN_ENDRX_Enabled (1UL)
- #define UARTE_INTEN_RXDRDY_Pos (2UL)
- #define UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos)
- #define UARTE_INTEN_RXDRDY_Disabled (0UL)
- #define UARTE_INTEN_RXDRDY_Enabled (1UL)
- #define UARTE_INTEN_NCTS_Pos (1UL)
- #define UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos)
- #define UARTE_INTEN_NCTS_Disabled (0UL)
- #define UARTE_INTEN_NCTS_Enabled (1UL)
- #define UARTE_INTEN_CTS_Pos (0UL)
- #define UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos)
- #define UARTE_INTEN_CTS_Disabled (0UL)
- #define UARTE_INTEN_CTS_Enabled (1UL)
- #define UARTE_INTENSET_TXSTOPPED_Pos (22UL)
- #define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos)
- #define UARTE_INTENSET_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTENSET_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTENSET_TXSTOPPED_Set (1UL)
- #define UARTE_INTENSET_TXSTARTED_Pos (20UL)
- #define UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos)
- #define UARTE_INTENSET_TXSTARTED_Disabled (0UL)
- #define UARTE_INTENSET_TXSTARTED_Enabled (1UL)
- #define UARTE_INTENSET_TXSTARTED_Set (1UL)
- #define UARTE_INTENSET_RXSTARTED_Pos (19UL)
- #define UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos)
- #define UARTE_INTENSET_RXSTARTED_Disabled (0UL)
- #define UARTE_INTENSET_RXSTARTED_Enabled (1UL)
- #define UARTE_INTENSET_RXSTARTED_Set (1UL)
- #define UARTE_INTENSET_RXTO_Pos (17UL)
- #define UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos)
- #define UARTE_INTENSET_RXTO_Disabled (0UL)
- #define UARTE_INTENSET_RXTO_Enabled (1UL)
- #define UARTE_INTENSET_RXTO_Set (1UL)
- #define UARTE_INTENSET_ERROR_Pos (9UL)
- #define UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos)
- #define UARTE_INTENSET_ERROR_Disabled (0UL)
- #define UARTE_INTENSET_ERROR_Enabled (1UL)
- #define UARTE_INTENSET_ERROR_Set (1UL)
- #define UARTE_INTENSET_ENDTX_Pos (8UL)
- #define UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos)
- #define UARTE_INTENSET_ENDTX_Disabled (0UL)
- #define UARTE_INTENSET_ENDTX_Enabled (1UL)
- #define UARTE_INTENSET_ENDTX_Set (1UL)
- #define UARTE_INTENSET_TXDRDY_Pos (7UL)
- #define UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos)
- #define UARTE_INTENSET_TXDRDY_Disabled (0UL)
- #define UARTE_INTENSET_TXDRDY_Enabled (1UL)
- #define UARTE_INTENSET_TXDRDY_Set (1UL)
- #define UARTE_INTENSET_ENDRX_Pos (4UL)
- #define UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos)
- #define UARTE_INTENSET_ENDRX_Disabled (0UL)
- #define UARTE_INTENSET_ENDRX_Enabled (1UL)
- #define UARTE_INTENSET_ENDRX_Set (1UL)
- #define UARTE_INTENSET_RXDRDY_Pos (2UL)
- #define UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos)
- #define UARTE_INTENSET_RXDRDY_Disabled (0UL)
- #define UARTE_INTENSET_RXDRDY_Enabled (1UL)
- #define UARTE_INTENSET_RXDRDY_Set (1UL)
- #define UARTE_INTENSET_NCTS_Pos (1UL)
- #define UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos)
- #define UARTE_INTENSET_NCTS_Disabled (0UL)
- #define UARTE_INTENSET_NCTS_Enabled (1UL)
- #define UARTE_INTENSET_NCTS_Set (1UL)
- #define UARTE_INTENSET_CTS_Pos (0UL)
- #define UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos)
- #define UARTE_INTENSET_CTS_Disabled (0UL)
- #define UARTE_INTENSET_CTS_Enabled (1UL)
- #define UARTE_INTENSET_CTS_Set (1UL)
- #define UARTE_INTENCLR_TXSTOPPED_Pos (22UL)
- #define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos)
- #define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL)
- #define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL)
- #define UARTE_INTENCLR_TXSTOPPED_Clear (1UL)
- #define UARTE_INTENCLR_TXSTARTED_Pos (20UL)
- #define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos)
- #define UARTE_INTENCLR_TXSTARTED_Disabled (0UL)
- #define UARTE_INTENCLR_TXSTARTED_Enabled (1UL)
- #define UARTE_INTENCLR_TXSTARTED_Clear (1UL)
- #define UARTE_INTENCLR_RXSTARTED_Pos (19UL)
- #define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos)
- #define UARTE_INTENCLR_RXSTARTED_Disabled (0UL)
- #define UARTE_INTENCLR_RXSTARTED_Enabled (1UL)
- #define UARTE_INTENCLR_RXSTARTED_Clear (1UL)
- #define UARTE_INTENCLR_RXTO_Pos (17UL)
- #define UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos)
- #define UARTE_INTENCLR_RXTO_Disabled (0UL)
- #define UARTE_INTENCLR_RXTO_Enabled (1UL)
- #define UARTE_INTENCLR_RXTO_Clear (1UL)
- #define UARTE_INTENCLR_ERROR_Pos (9UL)
- #define UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos)
- #define UARTE_INTENCLR_ERROR_Disabled (0UL)
- #define UARTE_INTENCLR_ERROR_Enabled (1UL)
- #define UARTE_INTENCLR_ERROR_Clear (1UL)
- #define UARTE_INTENCLR_ENDTX_Pos (8UL)
- #define UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos)
- #define UARTE_INTENCLR_ENDTX_Disabled (0UL)
- #define UARTE_INTENCLR_ENDTX_Enabled (1UL)
- #define UARTE_INTENCLR_ENDTX_Clear (1UL)
- #define UARTE_INTENCLR_TXDRDY_Pos (7UL)
- #define UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos)
- #define UARTE_INTENCLR_TXDRDY_Disabled (0UL)
- #define UARTE_INTENCLR_TXDRDY_Enabled (1UL)
- #define UARTE_INTENCLR_TXDRDY_Clear (1UL)
- #define UARTE_INTENCLR_ENDRX_Pos (4UL)
- #define UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos)
- #define UARTE_INTENCLR_ENDRX_Disabled (0UL)
- #define UARTE_INTENCLR_ENDRX_Enabled (1UL)
- #define UARTE_INTENCLR_ENDRX_Clear (1UL)
- #define UARTE_INTENCLR_RXDRDY_Pos (2UL)
- #define UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos)
- #define UARTE_INTENCLR_RXDRDY_Disabled (0UL)
- #define UARTE_INTENCLR_RXDRDY_Enabled (1UL)
- #define UARTE_INTENCLR_RXDRDY_Clear (1UL)
- #define UARTE_INTENCLR_NCTS_Pos (1UL)
- #define UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos)
- #define UARTE_INTENCLR_NCTS_Disabled (0UL)
- #define UARTE_INTENCLR_NCTS_Enabled (1UL)
- #define UARTE_INTENCLR_NCTS_Clear (1UL)
- #define UARTE_INTENCLR_CTS_Pos (0UL)
- #define UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos)
- #define UARTE_INTENCLR_CTS_Disabled (0UL)
- #define UARTE_INTENCLR_CTS_Enabled (1UL)
- #define UARTE_INTENCLR_CTS_Clear (1UL)
- #define UARTE_ERRORSRC_BREAK_Pos (3UL)
- #define UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos)
- #define UARTE_ERRORSRC_BREAK_NotPresent (0UL)
- #define UARTE_ERRORSRC_BREAK_Present (1UL)
- #define UARTE_ERRORSRC_FRAMING_Pos (2UL)
- #define UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos)
- #define UARTE_ERRORSRC_FRAMING_NotPresent (0UL)
- #define UARTE_ERRORSRC_FRAMING_Present (1UL)
- #define UARTE_ERRORSRC_PARITY_Pos (1UL)
- #define UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos)
- #define UARTE_ERRORSRC_PARITY_NotPresent (0UL)
- #define UARTE_ERRORSRC_PARITY_Present (1UL)
- #define UARTE_ERRORSRC_OVERRUN_Pos (0UL)
- #define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos)
- #define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL)
- #define UARTE_ERRORSRC_OVERRUN_Present (1UL)
- #define UARTE_ENABLE_ENABLE_Pos (0UL)
- #define UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos)
- #define UARTE_ENABLE_ENABLE_Disabled (0UL)
- #define UARTE_ENABLE_ENABLE_Enabled (8UL)
- #define UARTE_PSEL_RTS_CONNECT_Pos (31UL)
- #define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos)
- #define UARTE_PSEL_RTS_CONNECT_Connected (0UL)
- #define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_RTS_PIN_Pos (0UL)
- #define UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos)
- #define UARTE_PSEL_TXD_CONNECT_Pos (31UL)
- #define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos)
- #define UARTE_PSEL_TXD_CONNECT_Connected (0UL)
- #define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_TXD_PIN_Pos (0UL)
- #define UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos)
- #define UARTE_PSEL_CTS_CONNECT_Pos (31UL)
- #define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos)
- #define UARTE_PSEL_CTS_CONNECT_Connected (0UL)
- #define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_CTS_PIN_Pos (0UL)
- #define UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos)
- #define UARTE_PSEL_RXD_CONNECT_Pos (31UL)
- #define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos)
- #define UARTE_PSEL_RXD_CONNECT_Connected (0UL)
- #define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL)
- #define UARTE_PSEL_RXD_PIN_Pos (0UL)
- #define UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos)
- #define UARTE_BAUDRATE_BAUDRATE_Pos (0UL)
- #define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos)
- #define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL)
- #define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
- #define UARTE_RXD_PTR_PTR_Pos (0UL)
- #define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos)
- #define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL)
- #define UARTE_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos)
- #define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL)
- #define UARTE_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos)
- #define UARTE_TXD_PTR_PTR_Pos (0UL)
- #define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos)
- #define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL)
- #define UARTE_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos)
- #define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL)
- #define UARTE_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos)
- #define UARTE_CONFIG_PARITY_Pos (1UL)
- #define UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos)
- #define UARTE_CONFIG_PARITY_Excluded (0x0UL)
- #define UARTE_CONFIG_PARITY_Included (0x7UL)
- #define UARTE_CONFIG_HWFC_Pos (0UL)
- #define UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos)
- #define UARTE_CONFIG_HWFC_Disabled (0UL)
- #define UARTE_CONFIG_HWFC_Enabled (1UL)
- #define UICR_NRFFW_NRFFW_Pos (0UL)
- #define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos)
- #define UICR_NRFHW_NRFHW_Pos (0UL)
- #define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos)
- #define UICR_CUSTOMER_CUSTOMER_Pos (0UL)
- #define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos)
- #define UICR_PSELRESET_CONNECT_Pos (31UL)
- #define UICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos)
- #define UICR_PSELRESET_CONNECT_Connected (0UL)
- #define UICR_PSELRESET_CONNECT_Disconnected (1UL)
- #define UICR_PSELRESET_PIN_Pos (0UL)
- #define UICR_PSELRESET_PIN_Msk (0x3FUL << UICR_PSELRESET_PIN_Pos)
- #define UICR_APPROTECT_PALL_Pos (0UL)
- #define UICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos)
- #define UICR_APPROTECT_PALL_Enabled (0x00UL)
- #define UICR_APPROTECT_PALL_Disabled (0xFFUL)
- #define UICR_NFCPINS_PROTECT_Pos (0UL)
- #define UICR_NFCPINS_PROTECT_Msk (0x1UL << UICR_NFCPINS_PROTECT_Pos)
- #define UICR_NFCPINS_PROTECT_Disabled (0UL)
- #define UICR_NFCPINS_PROTECT_NFC (1UL)
- #define WDT_INTENSET_TIMEOUT_Pos (0UL)
- #define WDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos)
- #define WDT_INTENSET_TIMEOUT_Disabled (0UL)
- #define WDT_INTENSET_TIMEOUT_Enabled (1UL)
- #define WDT_INTENSET_TIMEOUT_Set (1UL)
- #define WDT_INTENCLR_TIMEOUT_Pos (0UL)
- #define WDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos)
- #define WDT_INTENCLR_TIMEOUT_Disabled (0UL)
- #define WDT_INTENCLR_TIMEOUT_Enabled (1UL)
- #define WDT_INTENCLR_TIMEOUT_Clear (1UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos)
- #define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL)
- #define WDT_RUNSTATUS_RUNSTATUS_Running (1UL)
- #define WDT_REQSTATUS_RR7_Pos (7UL)
- #define WDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos)
- #define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR6_Pos (6UL)
- #define WDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos)
- #define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR5_Pos (5UL)
- #define WDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos)
- #define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR4_Pos (4UL)
- #define WDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos)
- #define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR3_Pos (3UL)
- #define WDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos)
- #define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR2_Pos (2UL)
- #define WDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos)
- #define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR1_Pos (1UL)
- #define WDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos)
- #define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL)
- #define WDT_REQSTATUS_RR0_Pos (0UL)
- #define WDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos)
- #define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL)
- #define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL)
- #define WDT_CRV_CRV_Pos (0UL)
- #define WDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos)
- #define WDT_RREN_RR7_Pos (7UL)
- #define WDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos)
- #define WDT_RREN_RR7_Disabled (0UL)
- #define WDT_RREN_RR7_Enabled (1UL)
- #define WDT_RREN_RR6_Pos (6UL)
- #define WDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos)
- #define WDT_RREN_RR6_Disabled (0UL)
- #define WDT_RREN_RR6_Enabled (1UL)
- #define WDT_RREN_RR5_Pos (5UL)
- #define WDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos)
- #define WDT_RREN_RR5_Disabled (0UL)
- #define WDT_RREN_RR5_Enabled (1UL)
- #define WDT_RREN_RR4_Pos (4UL)
- #define WDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos)
- #define WDT_RREN_RR4_Disabled (0UL)
- #define WDT_RREN_RR4_Enabled (1UL)
- #define WDT_RREN_RR3_Pos (3UL)
- #define WDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos)
- #define WDT_RREN_RR3_Disabled (0UL)
- #define WDT_RREN_RR3_Enabled (1UL)
- #define WDT_RREN_RR2_Pos (2UL)
- #define WDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos)
- #define WDT_RREN_RR2_Disabled (0UL)
- #define WDT_RREN_RR2_Enabled (1UL)
- #define WDT_RREN_RR1_Pos (1UL)
- #define WDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos)
- #define WDT_RREN_RR1_Disabled (0UL)
- #define WDT_RREN_RR1_Enabled (1UL)
- #define WDT_RREN_RR0_Pos (0UL)
- #define WDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos)
- #define WDT_RREN_RR0_Disabled (0UL)
- #define WDT_RREN_RR0_Enabled (1UL)
- #define WDT_CONFIG_HALT_Pos (3UL)
- #define WDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos)
- #define WDT_CONFIG_HALT_Pause (0UL)
- #define WDT_CONFIG_HALT_Run (1UL)
- #define WDT_CONFIG_SLEEP_Pos (0UL)
- #define WDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos)
- #define WDT_CONFIG_SLEEP_Pause (0UL)
- #define WDT_CONFIG_SLEEP_Run (1UL)
- #define WDT_RR_RR_Pos (0UL)
- #define WDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos)
- #define WDT_RR_RR_Reload (0x6E524635UL)
- #endif
|